19-1469; Rev 0; 7/99

32-Channel Sample/Hold Amplifier with a Single Multiplexed Input

General Description

The MAX5165 contains four 1-to-8 multiplexers and 32 sample/hold amplifiers. A single analog input connects to all four internal 1-to-8 multiplexers. The sample/hold amplifiers are organized into four octal sample/holds with independent TTL/CMOS-compatible track/hold enables for each octal set. Additional 3-bit TTL/CMOS-compatible address logic selects the 1-to-8 multiplexer channel. Clamping diodes on each output allow clamping between two external reference voltages. The MAX5165 is available with an output impedance of 50Ω , 500Ω , or $1k\Omega$, allowing output filtering.

The MAX5165 operates with +10V and -5V supplies and a separate +5V digital logic supply. Manufactured with a proprietary BiCMOS process, it provides high accuracy, fast acquisition time, low droop rate, and a low hold step. The device acquires 8V step input signals to 0.01% accuracy in 2.5µs. Transitions from sample mode to hold mode result in only a 0.5mV error. While in hold mode, the output voltage slowly droops at a rate of 1mV/sec. The MAX5165 is available in a 48-pin TQFP package.

Applications

Automatic Test Equipment (ATE) Industrial Process Controls Arbitrary Function Generators Avionics Equipment


Features Features

- ♦ 32-Channel Sample/Hold
- **♦ Output Clamping**
- ♦ 0.01% Accuracy of Acquired Signal
- ♦ 0.01% Linearity Error
- ♦ Fast Acquisition Time: 2.5µs
- ♦ Low Droop Rate: 1mV/sec
- ♦ Low Hold Step: 0.25mV
- ♦ Wide Output Voltage Range: +7V to -4V

Ordering Information

| PART | TEMP. RANGE | PIN- PACKAGE | Rout (Ω) |
|-------------|----------------|-----------------|-------------|
| MAX5165LCCM | 0°C to +70°C | 48 TQFP | 50 |
| MAX5165MCCM | 0°C to +70°C | 48 TQFP | 500 |
| MAX5165NCCM | 0°C to +70°C | 48 TQFP | 1k |
| MAX5165LECM | -40°C to +85°C | 48 TQFP | 50 |
| MAX5165MECM | -40°C to +85°C | 48 TQFP | 500 |
| MAX5165NECM | -40°C to +85°C | 48 TQFP | 1k |

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

| V _{DD} to AGND | 0.3V to +11.0V |
|------------------------------------|------------------------------------|
| V _{SS} to AGND | 6.0V to +0.3V |
| V _{DD} to V _{SS} | +15.75V |
| VL to DGND | 0.3V to +6.0V |
| VL to AGND | 0.3V to +6.0V |
| DGND to AGND | 0.3V to +2.0V |
| IN to AGND | V _{SS} to V _{DD} |
| A_, M_ to DGND | 0.3V to +6.0V |
| CH, CL to AGND | 6.0V to +11.0V |
| Maximum Current into Output Pin. | ±10mA |

| Maximum Current into A_, M | ±20mA |
|--|----------------|
| Continuous Power Dissipation (T _A = +70°C | 3) |
| 48-pin TQFP (derate 12.5mW/°C above + | -70°C)1000mW |
| Operating Temperature Ranges | |
| MAX5165_CCM | 0°C to +70°C |
| MAX5165_ECM | 40°C to +85°C |
| Storage Temperature Range | 65°C to +150°C |
| Lead Temperature (soldering, 10sec) | +300°C |
| Maximum Current into CH, CL, PIN | ±80mA |
| | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +10V, V_{SS} = -5V, V_{L} = +5V \pm 5\%, AGND = DGND, R_{L} = 5k\Omega, C_{L} = 50pF, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}C.)$

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-------------------------|---------------------|--|----------------------------------|------------------------|------|-----------------------|--------|
| ANALOG SECTION | | | | | | | |
| Linearity Error | | -4V < V _{IN} < +7V, R _L = ∞ | | | 0.01 | 0.08 | % |
| Hold Step | VHS | IN = AGND | | | 0.25 | 1.00 | mV |
| Droop Rate | ΔV _{OUT} _ | $IN = AGND, T_A = +25$ | °C | | 1 | 40 | mV/sec |
| Offact Voltage | 1/00 | $IN = AGND, T_A = +25$ | °C | -30 | -5 | 30 | mV |
| Offset Voltage | Vos | +15°C ≤ T _A ≤ +65°C (Note 1) | | 20 | 40 | μV/°C | |
| Output Voltage Range | Vout_ | R _L = ∞ | | V _{SS} + 0.75 | | V _{DD} - 2.4 | V |
| | | 8V step with 500ns rising edge | MAX5165L, C _L = 250pF | -72 | -76 | | dB |
| Analog Crosstalk | | | MAX5165M, C _L = 10nF | -72 | -76 | | |
| | | (Note 1) | MAX5165N, C _L = 10nF | -72 | -76 | | |
| Input Capacitance | CIN | | | | 10 | 20 | pF |
| | | R _L = ∞, C _L = 250pF | MAX5165L | 35 | 50 | 65 | Ω |
| DC Output Impedance | Rout_ | | MAX5165M | 350 | 500 | 650 | |
| | | | MAX5165N | 700 | 1000 | 1300 | |
| Output Source Current | ISOURCE | | | 2 | | | mA |
| Output Sink Current | ISINK | | | 2 | | | mA |
| Output Clamp High | VCH | | | Vss | | V_{DD} | V |
| Output Clamp Low | VCL | | | Vss | | V _{DD} | V |
| TIMING PERFORMANCE | | | | | | | |
| 8' | | 8V step to 0.08%, R _L = | = ∞, Figure 2 (Note 2) | | 2.5 | 4 | |
| Acquisition Time | taq | $T_A = +25$ °C, 100mV step to ± 1 mV, $R_L = \infty$, Figure 2 (Note 2) | | | 1 | | μs |
| Hold-Mode Settling Time | tH | To ±1mV of final value, Figure 2 (Note 1) | | | 1 | 2 | μs |
| Aperture Delay | tap | Figure 2 (Note 1) | | | | 200 | ns |
| Inhibit Pulse Width | t _{PW} | Figure 2 (Note 1) | | 200 | | | ns |
| Data Hold Time | tDH | Figure 2 (Note 1) | | 150 | | | ns |
| Data Setup Time | tDS | Figure 2 (Note 1) | | 50 | | | ns |
| | | | | | | | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +10V, V_{SS} = -5V, V_{L} = +5V \pm 5\%, AGND = DGND, R_{L} = 5k\Omega, C_{L} = 50pF, T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------|-----------------|--|-------|------|-------|-------|
| DIGITAL INPUTS | I | | | | | |
| Input Voltage High | VIH | | 2.0 | | | V |
| Input Voltage Low | V _{IL} | | | | 0.8 | V |
| Input Current | IJ | A_{-} = DGND or V_{L} , M_{-} = DGND or V_{L} | -1 | | +1 | μΑ |
| POWER SUPPLIES | 1 | | | | | |
| Positive Analog Supply Voltage | V _{DD} | (Note 3) | 9.5 | 10 | 10.5 | V |
| Negative Analog Supply Voltage | V _{SS} | (Note 3) | -4.75 | -5.0 | -5.45 | V |
| Digital Logic Supply Voltage | VL | | 4.75 | 5 | 5.25 | V |
| Positive Analog Supply Current | I _{DD} | R _L = ∞ | | | 36 | mA |
| Negative Analog Supply Current | I _{SS} | R _L = ∞ | | | 36 | mA |
| Digital Logic Supply Current | ΙL | A0-A3 = DGND or V _L ; M0, M1, M2 = DGND or V _{CC} | | | 0.5 | mA |
| Digital Logic Supply Current | ΙL | A0-A3 = 0.8V or 2V; M0, M1, M2 = 0.8V or 2V | | | 5 | mA |
| Power-Supply Rejection Ratio | PSRR | For both V_{DD} and V_{SS} in sample mode, $V_{IN} = 0$ | -60 | -75 | | dB |


Note 1: Guaranteed by design.


Note 2: Only one M_ input may be asserted low at a time, so only one channel is selected (see Single vs. Simultaneous Sampling).


Note 3: Do not exceed the absolute maximum rating for VDD to VSS of +15.75V (see Absolute Maximum Ratings).


Typical Operating Characteristics


 $(V_{DD} = +10V, V_{SS} = -5V, V_L = +5V, IN = GND, R_L = \infty, C_L = 0, AGND = DGND, V_{CH} = V_{DD}, V_{CL} = V_{SS}, T_A = +25^{\circ}C, unless otherwise noted.)$























Figure 1. Functional Diagram

Pin Description

| PIN | NAME | FUNCTION |
|-----------|-----------------|---|
| 1, 47, 48 | A2, A0, A1 | Address Inputs. The input of a 3-to-8 decoder, which controls channel selection for all four 1-to-8 multiplexers simultaneously. Selects which output channels are connected to the input during sample mode (Tables 1, 2). |
| 2–5 | M0-M3 | Mode-Selection/Multiplexer-Enable Inputs 0 to 3. Independent controls for each of the four 1-to-8 multiplexers. A logic low enables sample mode by connecting the selected channel (via address inputs A2, A1, A0) to IN. A logic high selects hold mode (Tables 1, 2). |
| 6 | VL | Positive Digital Logic Power-Supply Input |
| 7 | DGND | Digital Ground |
| 8 | VSS | Negative Analog Power-Supply Input |
| 9 | AGND | Analog Ground |
| 10 | IN | Analog Input. Connects to the input of all four internal 1-to-8 multiplexers. |
| 11 | CH | Clamp High Input. Clamps V _{OUT} to (V _{CH} + 0.7V). |
| 12 | CL | Clamp Low Input. Clamps V _{OUT} to (V _{CL} - 0.7V). |
| 13 | N.C. | No Connection. Not internally connected. |
| 14–29 | OUT0-OUT15 | Sample/Hold Outputs 0 to 15 |
| 30 | V _{DD} | Positive Analog Power-Supply Input |
| 31–46 | OUT16-OUT31 | Sample/Hold Outputs 16 to 31 |

Detailed Description

The MAX5165 connects a single analog input to the inputs of four internal 1-to-8 analog multiplexers. Each multiplexer channel connects to a buffered sample/hold circuit and a series output resistor, creating a single-input device with 32 sample/hold output channels. Three multiplexer channel-address inputs and four mode-select inputs (one for each multiplexer) control channel selection and sample/hold functions (Figure 1 and Tables 1, 2).

Digital Interface

Three address pins and 3-to-8 address decoder logic select the channel for all four internal analog multiplexers. The mode-select inputs (M3–M0) independently control the sample/hold functions for each multiplexer (Tables 1, 2).

Sample/Hold

The MAX5165 contains 32 buffered sample/hold circuits with internal hold capacitors. Internal hold capacitors minimize leakage current, dielectric absorption, feedthrough, and required board space. The value of the hold capacitor affects acquisition time and droop rate. Lower capacitance allows faster acquisition times but increases the droop rate. Higher values increase hold time and acquisition time. The hold capacitor used in the MAX5165 provides fast 2.5µs (typ) acquisition time while maintaining a low 1mV/sec (typ) droop rate, making the sample/hold ideal for high-speed sampling.

Table 1. Output Selection

| ADDRESS | | | OUTPUT SELECTED | | | |
|---------|----|----|-----------------|-------|-------|-------|
| A2 | A1 | A0 | MUX0 | MUX1 | MUX2 | MUX3 |
| 0 | 0 | 0 | OUT0 | OUT8 | OUT16 | OUT24 |
| 0 | 0 | 1 | OUT1 | OUT9 | OUT17 | OUT25 |
| 0 | 1 | 0 | OUT2 | OUT10 | OUT18 | OUT26 |
| 0 | 1 | 1 | OUT3 | OUT11 | OUT19 | OUT27 |
| 1 | 0 | 0 | OUT4 | OUT12 | OUT20 | OUT28 |
| 1 | 0 | 1 | OUT5 | OUT13 | OUT21 | OUT29 |
| 1 | 1 | 0 | OUT6 | OUT14 | OUT22 | OUT30 |
| 1 | 1 | 1 | OUT7 | OUT15 | OUT23 | OUT31 |

0 = Logic Low, 1 = Logic High

Table 2. Mode Selection

| MODE-SELECT INPUTS (M3-M0) | ACTION |
|-------------------------------|---|
| 0 | Sample mode enabled on selected analog multiplexer and channel (Table 1). |
| 1 | Hold mode enabled on selected analog multiplexer and channel (Table 1). |

0 = Logic Low, 1 = Logic High

Sample Mode

Driving M3-M0 low (one at a time) selects sample mode (Tables 1, 2). During sample mode, the selected multiplexer channel connects to IN, allowing the hold capacitor to acquire the input signal. To guarantee an accurate sample, maintain sample mode for at least 4µs. The output of the S/H amplifier tracks the input after 4µs. Only the addressed channel on the selected multiplexer samples the input; all other channels remain in hold mode.

Hold Mode

Driving M3-M0 high selects hold mode. Hold mode disables the multiplexer and disconnects all eight channels on the 1-to-8 multiplexer from the input. When a channel is disconnected, the hold capacitor maintains the sampled voltage at the output with a 1mV/sec droop rate (towards VDD).

Hold Step

When switching between sample mode and hold mode, the voltage of the hold capacitor changes due to charge injection from stray capacitance. This voltage change, called hold step, is minimized by limiting the amount of stray capacitance seen by the hold capacitor. The MAX5165 limits the hold step to 0.25mV (typ). An output capacitor to ground can be used to filter out this small hold-step error.

Output

The MAX5165 contains an output buffer for each multiplexer channel (32 total), so the hold capacitor sees a high-impedance input, reducing the droop rate. The capacitor droops at a 1mV/sec (typ) rate while in hold mode. The buffer also provides a low output impedance; however, the device contains output resistors in series with the buffer output (Figure 1) for selected output filtering. To provide greater design flexibility, the MAX5165 is available with an Ro of 50Ω , 500Ω , or $1k\Omega$.

Note: Output loads increase the analog supply current (Ipp and Iss). Excessive loading of the output(s) damages the device by consuming more power than the device will dissipate (see *Absolute Maximum Ratings*). The resistor-divider formed by the output resistor (ROUT) and load impedance (R_L) scales the sampled voltage (VSAMP). Determine the output voltage (VOUT) as follows:

Voltage Gain =
$$AV = RL / (RL + ROUT)$$

 $VOUT = VSAMP \cdot AV$

The maximum output voltage range depends on the analog supply voltages available, and the scaling factor used:

$$\begin{split} (V_{SS}+0.75V) \cdot A_V &\leq V_{OUT_} \leq (V_{DD}-2.4V) \cdot A_V \\ \text{when } R_L = \infty, \text{ then } A_V = 1 \text{ and this equation becomes:} \\ (V_{SS}+0.75V) &\leq V_{OUT} \leq (V_{DD}-2.4V) \end{split}$$

^{*} Only one M_ input asserted low; all others must be logic high to meet the timing specification (see Single vs. Simultaneous Sampling section).

Output Clamp

The MAX5165 clamps the output between two externally applied reference voltages. Internal diodes connect all outputs to the clamping voltages, restricting the output voltage to:

$V_{CH} + 0.7V \le V_{OUT} \le V_{CL} - 0.7V$

When the clamping voltage exceeds the maximum output voltage, the maximum output voltage will be the limiting factor. To disable output clamping, connect CH to VDD and CL to VSS to set the clamping voltages beyond the maximum output voltage range. The clamping diodes allow the MAX5165 to be used with other devices requiring restricted input voltages.

Timing Definitions

Acquisition time (tAQ) is the amount of time the MAX5165 must remain in sample mode for the hold capacitor to acquire an accurate sample. The hold-mode settling time (tH) is the amount of time necessary for the output voltage to settle to its final value. Aperture delay (tAP) is the time interval required to disconnect the input from the hold capacitor. The inhibit pulse width (tPW) is the amount of time the MAX5165 must remain in hold mode while the address is changed. The data setup time (tDS) is the amount of time an address must be maintained before the address becomes valid. The data hold time (tDH) is the amount of time that an address must be maintained after mode select has gone from low to high (Figure 2).

Applications Information

Control-Line Reduction

The MAX5165 contains four separate 1-to-8 multiplexers and individual mode selectors for each multiplexer. Configure the device to sample only one channel at a time or up to four channels (with the same address, see Table 1) simultaneously. When sampling one channel at a time, use an external 2-to-4 decoder (with active-low outputs) to reduce the number of digital control lines from seven to five (Figure 3).

Single vs. Simultaneous Sampling

Individually control the four mode/multiplexer-select pins to simultaneously sample on four channels, the same channel for each multiplexer (Figure 4). Each mode-select pin controls sampling on one of the 1-to-8 multiplexers, while the 3-bit address selects one of the eight channels on all the multiplexers (Tables 1, 2). Setting any combination of the mode-select pins low enables sampling on the addressed channels for the selected multiplexers.

Simultaneously sampling two or more channels reduces offset voltage but increases acquisition time. Multiply the single-channel acquisition time by the number of channels sampling.




Figure 2. Timing Performance




Figure 3. Control-Line Reduction




Figure 4. Simultaneous Sampling

Multiplexed DAC

Figure 5 shows a typical demultiplexer application. Different digital codes are converted by the digital-to-analog converter (DAC) and then stored on 32 different channels of the MAX5165. The 100mV/sec (max) droop rate requires refreshing the hold capacitors every 100ms before the voltage drops by 1/2LSB for an 8-bit DAC with a 5V full-scale voltage.

Powering the MAX5165

The MAX5165 does not require a special power-up sequence to avoid latchup. The device requires three separate supply voltages for operation; however, when one or two of the voltages are not available, DC-DC charge-pump (switched-capacitor) converters provide a simple, efficient solution. The MAX860 provides voltage doubling or inversion, ideal for conversions from +5V to +10V or from +5V to -5V. The MAX860 also functions as a voltage divider to provide conversion from +10V to +5V.





Figure 5. Multiplexing a DAC

_____Chip Information

TRANSISTOR COUNT: 5077

Package Information



NOTES