查询SN65LBC172供应商

<u>捷多邦,专业PCB打样\$N65社B0加强出\$N</u>75LBC172 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER

SLLS163B - JULY 1993 - REVISED JANUARY 2000

Meet or Exceed EIA Standard RS-485

 Designed for High-Speed Multipoint Transmission on Long Bus Lines in Noisy Environments


- Support Data Rates up to and Exceeding Ten Million Transfers Per Second
- Common-Mode Output Voltage Range of -7 V to 12 V
- Positive- and Negative-Current Limiting
- Low Power Consumption . . . 1.5 mA Max (Output Disabled)
- Functionally Interchangeable With SN75172

description

The SN65LBC172 and SN75LBC172 are monolithic quadruple differential line drivers with 3-state outputs. Both devices are designed to meet the requirements of EIA Standard RS-485. These devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. Each driver features wide positive and negative commonmode output voltage ranges, current limiting, and thermal-shutdown circuitry making it suitable for party-line applications in noisy environments. Both devices are designed using LinBiCMOS[™], facilitating ultra-low power consumption and inherent robustness.

Both the SN65LBC172 and SN75LBC172 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. These devices offer optimum performance when used with the SN75LBC173 or SN75LBC175 quadruple line receivers. The SN65LBC172 and SN75LBC172 are available in the 16-pin DIP package (N) and the 20-pin wide-body smalloutline inline-circuit (SOIC) package (DW).

The SN75LBC172 is characterized for operation over the commercial temperature range of 0° C to 70°C. The SN65LBC172 is characterized over the industrial temperature range of -40° C to 85°C.



FUNCTION TABLE (each driver)

| INPUT | ENABLES | | OUTPUTS | | | |
|--------------------------------|---------|---|---------|---|--|--|
| A | G | G | Y | Z | | |
| Н | Н | Х | н | L | | |
| L | Н | Х | L | Н | | |
| н | Х | L | н | L | | |
| L | Х | L | L | Н | | |
| Х | L | Н | Z | Z | | |
| H = high level, L = low level, | | | | | | |

X = irrelevant, Z

t, Z = high impedance (off)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


inBiCMOS is a trademark of Texas Instruments Incorporated.




SLLS163B - JULY 1993 - REVISED JANUARY 2000



schematic diagrams of inputs and outputs







SLLS163B - JULY 1993 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| Supply voltage range, V _{CC} (see Note 1) | |
|--|---------------------------------|
| Output voltage range, VO | |
| Voltage range at A, G, G | |
| Continuous power dissipation | Internally limited [‡] |
| Operating free-air temperature range, TA: SN65LBC172 | –40°Č to 85°C |
| SN75LBC172 | 0°C to 70°C |
| Storage temperature range, T _{stg} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡]The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature. NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT | |
|--|------------|------|------------|-----------|---------|--|
| Supply voltage, V _{CC} | | 4.75 | 5 | 5.25 | V | |
| High-level input voltage, V _{IH} | | 2 | | | V | |
| Low-level input voltage, VIL | | | | 0.8 | V | |
| Voltage at any bus terminal (separately or common mode), V_{O} | Y or Z | | | 12 | V | |
| | 1012 | | | -7 | v | |
| High-level output current, I _{OH} | Y or Z | | -60 | | mA | |
| Low-level output current, IOL | Y or Z | 60 | | mA | | |
| Continuous total power dissipation | | | Dissipatio | on Rating | g Table | |
| Operating free-air temperature, T _A | SN65LBC172 | -40 | | 85 | - °C | |
| | SN75LBC172 | 0 | | 70 | C | |

| _ | DISSIPATION RATING TABLE | | | | | | |
|---|--------------------------|---------------------------------------|--|--------|--------|--|--|
| | PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | | | | |
| Γ | DW | 1125 mW | 9.0 mW/°C | 720 mW | 585 mW | | |
| L | Ν | 1150 mW | 9.2 mW/°C | 736 mW | 598 mW | | |



SLLS163B - JULY 1993 - REVISED JANUARY 2000

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP [†] | MAX | UNIT | |
|-------------------|--|--|------------------------|------|------------------|----------|------|--|
| VIK | Input clamp voltage | II = -18 mA | | | | -1.5 | V | |
| IVODI | | R _L = 54 Ω, See Figure 1 | SN65LBC172 | 1.1 | 1.8 | 5 | v | |
| | | | SN75LBC172 | 1.5 | 1.8 | 5 | | |
| | Differential output voltage [‡] | R _L = 60 Ω, | SN65LBC172 | 1.1 | 1.7 | 5 | | |
| | | See Figure 2 | SN75LBC172 | 1.5 | 1.7 | 5 | | |
| $\Delta V_{OD} $ | Change in magnitude of common-mode output voltage§ | | | | | ±0.2 | V | |
| Voc | Common-mode output voltage | $R_L = 54 \Omega$, See Figure 1 | | | | 3 - 1 | V | |
| $\Delta V_{OC} $ | Change in magnitude of common-mode output voltage§ | | | | | ±0.2 | V | |
| lO | Output current with power off | V _{CC} = 0, | $V_{O} = -7 V$ to 12 V | | | ±100 | μΑ | |
| IOZ | High-impedance-state output current | $V_{O} = -7 V \text{ to}$ | 12 V | ±100 | | μΑ | | |
| IIН | High-level input current | V _I = 2.4 V | | | | -100 | μA | |
| ۱ _{IL} | Low-level input current | V _I = 0.4 V | | | | -100 | μΑ | |
| IOS | Short-circuit output current | $V_{O} = -7 V$ to 12 V | | | | ±250 | mA | |
| | Supply current (all drivers) | No load | Outputs enabled | | | 7 | mA | |
| ICC | | NO IOAU | Outputs disabled | | | 1.5 | IIIA | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

[‡] The minimum V_{OD} specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used to determine the maximum signal-transmission distance.

 $\delta_{\rm OD}$ and $\Delta_{\rm VOC}$ are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input changes from a high level to a low level.


switching characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|--------------------|-------------------------------------|-------------------------|--------------|-----|-----|-----|------|
| td(OD) | Differential output delay time | R ₁ = 54 Ω, | See Figure 3 | 2 | 11 | 20 | ns |
| ^t t(OD) | Differential output transition time | $R_{L} = 54.22,$ | See Figure 5 | 10 | 15 | 25 | ns |
| ^t PZH | Output enable time to high level | R _L = 110 Ω, | See Figure 4 | | | 30 | ns |
| t _{PZL} | Output enable time to low level | RL = 110 Ω, | See Figure 5 | | | 30 | ns |
| ^t PHZ | Output disable time from high level | R _L = 110 Ω, | See Figure 4 | | | 50 | ns |
| ^t PLZ | Output disable time from low level | R _L = 110 Ω, | See Figure 5 | | | 30 | ns |




SLLS163B - JULY 1993 - REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION








- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_f \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .
 - B. CL includes probe and stray capacitance.






- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_f \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .
 - B. CL includes probe and stray capacitance.

Figure 3. Driver Differential-Output Test Circuit and Delay and Transition-Time Waveforms




SLLS163B - JULY 1993 - REVISED JANUARY 2000



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_f \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .
 - B. \dot{C}_L includes probe and stray capacitance.

Figure 4. t_{PZH} and t_{PHZ} Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_r \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .

- B. \dot{C}_L includes probe and stray capacitance.
- C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .

Figure 5. t_{PZL} and t_{PLZ} Test Circuit and Waveforms




SLLS163B - JULY 1993 - REVISED JANUARY 2000



TYPICAL CHARACTERISTICS



SLLS163B - JULY 1993 - REVISED JANUARY 2000




TYPICAL CHARACTERISTICS




SLLS163B - JULY 1993 - REVISED JANUARY 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLLS163B - JULY 1993 - REVISED JANUARY 2000

MECHANICAL DATA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated