

SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

- Bidirectional Transceiver
- Meet or Exceed the Requirements of ANSI Standard RS-485 and ISO 8482:1987(E)
- High-Speed Low-Power LinBiCMOS™ Circuitry
- **Designed for High-Speed Operation in Both** Serial and Parallel Applications
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Very Low Disabled Supply-Current Requirements . . . 200 µA Maximum
- Wide Positive and Negative Input/Output **Bus Voltage Ranges**
- Driver Output Capacity . . . ±60 mA
- **Thermal-Shutdown Protection**
- **Driver Positive-and Negative-Current** Limiting
- Open-Circuit Fail-Safe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down **Protection**
- **Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards**

### description

SN55LBC176. SN65LBC176. SN65LBC176Q, and SN75LBC176 differential bus transceivers are monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. They are designed for balanced transmission lines and meet ANSI Standard RS-485 and ISO 8482:1987(E).





NC-No internal connection

#### **Function Tables**

Function Tables							
DRIVER							
INPUT	T ENABLE OUTPUT						
D	DE	Α	В				
Н	Н	Н	L				
L	Н	L	Н				
X	L	Z	Z				

#### **RECEIVER**

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	7-10-75	HALOS
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	J-450-	?
V <sub>ID</sub> ≤ -0.2 V	AN A PL	L
X	Н	Z
Open	L	Н

H = high level, L = low level,? = indeterminate,

X = irrelevantZ = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**TEXAS** 





SLLS067F - AUGUST 1990 - REVISED JANUARY 2000


### description (continued)

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Very low device supply current can be achieved by disabling the driver and the receiver. Both the driver and receiver are available as cells in the Texas Instruments LinASIC<sup>TM</sup> Library.

These transceivers are suitable for ANSI Standard RS-485 and ISO 8482:1987 (E) applications to the extent that they are specified in the operating conditions and characteristics section of this data sheet. Certain limits contained in the ANSI Standard RS-485 and ISO 8482:1987 (E) are not met or cannot be tested over the entire military temperature range.


The SN55LBC176 is characterized for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN65LBC176 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C, and the SN65LBC176Q is characterized for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C. The SN75LBC176 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## logic symbol†



## <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


## logic diagram (positive logic)





SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

## schematics of inputs and outputs



SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	
Input voltage, V <sub>I</sub> (D, DE, R, or $\overline{\text{RE}}$ )	0.3 V to V <sub>CC</sub> + 0.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN55LBC176	–55°C to 125°C
SN65LBC176	–40°C to 85°C
SN65LBC176Q	–40°C to 125°C
SN75LBC176	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 second	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 110°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	440 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	_

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus terminal (congrately or commo	n mode). W. or W. o			12	V
/oltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>				-7	٧
High-level input voltage, VIH	D, DE, and RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 2)				±12	V
High-level output current, IOH	Driver			-60	mA
	Receiver			-400	μΑ
Low level output ourrent In.	Driver			60	mA
Low-level output current, I <sub>OL</sub>	Receiver			8	MA
	SN55LBC176	-55		125	
Operating free-air temperature, T <sub>A</sub>	SN65LBC176	-40		85	°C
	SN65LBC176Q	-40		125	C
	SN75LBC176	0		70	

NOTE 2: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

### **DRIVER SECTION**

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vo	Output voltage	IO = 0			0	6	V
V <sub>OD1</sub>	Differential output voltage	IO = 0			1.5	6	V
V <sub>OD2</sub>	Differential output voltage	R <sub>L</sub> = 54 $\Omega$ , See Note 3	See Figure 1,	55LBC176, 65LBC176, 65LBC176Q	1.1		V
				75LBC176	1.5	5	
V <sub>OD3</sub>	Differential output voltage	V <sub>test</sub> = -7 V to 12 V, See Note 3	55LCB176, 65LCB176, 65LBC176Q		1.1		V
				75LBC176	1.5	5	
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage †					±0.2	V
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3	v
VOC	Common-mode output voltage	11 = 34 22 01 100 22,	See rigule r		-1	V	
Δ  V <sub>OC</sub>	Change in magnitude of common-mode output voltage†				±0.2	V	
lo.	Output current	Output disabled,	V <sub>O</sub> = 12 V			1	mA
Ю	Output current	See Note 4	$V_O = -7 V$			-0.8	111/4
lιΗ	High-level input current	V <sub>I</sub> = 2.4 V				-100	μΑ
I <sub>I</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V				-100	μΑ
		$V_0 = -7 \text{ V}$				-250	
loo	Short-circuit output current	V <sub>O</sub> = 0				-150	mΑ
los	Short-circuit output current	VO = VCC				250	mA
		V <sub>O</sub> = 12 V				230	
			Receiver disabled	55LBC176, 65LBC176Q		1.75	
loo	Supply gurrent	$V_I = 0$ or $V_{CC}$ ,	and driver enabled	65LBC176, 75LBC176		1.5	^
ICC	Supply current	No load	Receiver and driver	55LBC176, 65LBC176Q		0.25	mA
			disabled			0.2	

<sup>†</sup>  $\Delta$  |  $V_{OD}$  | and  $\Delta$  |  $V_{OC}$  | are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input changes from a high level to a low level.

NOTES: 3. This device meets the ANSI Standard RS-485 VOD requirements above 0°C only.



<sup>4.</sup> This applies for both power on and off; refer to ANSI Standard RS-485 for exact conditions.

SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS		SN55LBC176 SN65LBC176Q			SN65LBC176 SN75LBC176			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>d</sub> (OD)	Differential output delay time			8		31	8		25	ns
t <sub>t</sub> (OD)	Differential output transition time	$R_L = 54 \Omega$ , See Figure 3	$C_L = 50 pF$ ,		12			12		ns
t <sub>sk(p)</sub>	Pulse skew ( td(ODH) -td(ODL) )	Occ rigare o				6		0	6	ns
<sup>t</sup> PZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4			65			35	ns
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5			65			35	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4			105			60	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 5			105			35	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### **SYMBOL EQUIVALENTS**

DATA QUEET DAD AMETED	DO 405
DATA SHEET PARAMETER	RS-485
Vo	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	V <sub>o</sub>
∣V <sub>OD2</sub> ∣	$V_t (R_L = 54 \Omega)$
V <sub>OD3</sub>	V <sub>t</sub> (test termination measurement 2)
Δ V <sub>OD</sub>	$   \vee_t   -   \overline{\vee}_t   $
Voc	V <sub>os</sub>
∆ Voc	$ V_{OS} - \overline{V}_{OS} $
los	None
lo	l <sub>ia</sub> , l <sub>ib</sub>

SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

#### **RECEIVER SECTION**

## electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$				0.2	V
VIT-	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 8 mA		-0.2‡			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> _) (see Figure 4)					50		mV
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA					-1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	$I_{OH} = -400 \mu A,$		2.7			V
VOL	Low-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	I <sub>OL</sub> = 8 mA,				0.45	V
loz	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4 V	V <sub>O</sub> = 0.4 V to 2.4 V				±20	μΑ
1.	Line input current	Other input = 0 V,	V <sub>I</sub> = 12 V				1	mA
1	Line input current	See Note 5	$V_I = -7 V$				-0.8	IIIA
lіН	High-level enable-input current	V <sub>IH</sub> = 2.7 V					-100	μΑ
IJL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V					-100	μΑ
rį	Input resistance				12			kΩ
			Receiver enabled and driver disabled				3.9	mA
ICC	Supply current	V <sub>I</sub> = 0 or V <sub>CC</sub> , No load	Receiver and driver disabled	SN55LBC176, SN65LBC176, SN65LBC176Q			0.25	mA
				SN75LBC176			0.2	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$

PARAMETER		TEST CONDITIONS	SN55LBC176 SN65LBC176Q		SN65LBC176 SN75LBC176			UNIT
			MIN	MAX	MIN	TYP†	MAX	
<sup>t</sup> PLH	Propagation delay time, low- to high-level single-ended output		11	37	11		33	ns
tPHL	Propagation delay time, high- to low-level single-ended output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ See Figure 7	11	37	11		33	ns
t <sub>sk(p)</sub>	Pulse skew ( $ t_{d(ODH)} - t_{d(ODL)} $ )			10		3	6	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 8		35			35	ns
tPZL	Output enable time to low level	See Figure 6		35			30	ns
tPHZ	Output disable time from high level	See Figure 8		35			35	ns
t <sub>PLZ</sub>	Output disable time from low level	See Figure 6		35			30	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for both power on and power off. Refer to ANSI Standard RS-485 for exact conditions.

SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>

Figure 2. Driver VOD3






Figure 3. Driver Test Circuit and Voltage Waveforms




Figure 4. Driver Test Circuit and Voltage Waveforms




Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. CL includes probe and jig capacitance.



### PARAMETER MEASUREMENT INFORMATION





Figure 6. Receiver VOH and VOL



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION S2 $\mathbf{2}\;\mathbf{k}\Omega$ -1.5 V -C<sub>L</sub> = 15 pF 5 k $\Omega$ 1N916 or Equivalent (see Note B) Generator 50 $\Omega$ (see Note A) **S**3 **TEST CIRCUIT** 3 V 3 V S1 to -1.5 V S1 to 1.5 V Input 1.5 V S2 Open 1.5 V S2 Closed Input S3 Closed S3 Opened 0 V tPZH → tpzL → VOH $\approx~4.5~V$ 1.5 V Output Output $v_{OL}$ 3 V 3 V S1 to 1.5 V S1 to -1.5 V Input Input S2 Closed S2 Closed S3 Closed S3 Closed 0 V 0 V <sup>t</sup>PHZ **t**PLZ

Figure 8. Receiver Test Circuit and Voltage Waveforms

**VOLTAGE WAVEFORMS** 

Output

0.5 V

 $\approx$  1.3 V

· VOL

۷он

≈ 1.3 V

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Output


SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

### **MECHANICAL INFORMATION**

## D (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

#### **MECHANICAL INFORMATION**

## FK (S-CQCC-N\*\*)

#### 28 TERMINALS SHOWN

#### LEADLESS CERAMIC CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold-plated.
  - E. Falls within JEDEC MS-004




SLLS067F - AUGUST 1990 - REVISED JANUARY 2000

## **MECHANICAL INFORMATION**

## JG (R-GDIP-T8)

### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



## **MECHANICAL INFORMATION**

## P (R-PDIP-T8)

### **PLASTIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated