

DIFFERENTIAL BUS TRANSCEIVER

FEATURES

- One-Fourth Unit Load Allows up to 128 **Devices on a Bus**
- ESD Protection for Bus Terminals: - ±15-kV Human Body Model
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of ANSI Standard TIA/EIA-485-A and ISO 8482: 1987(E)
- Controlled Driver Output-Voltage Slew Rates Allow Longer Cable Stub Lengths
- Designed for Signaling Rates[†] Up to 250-kbps
- Low Disabled Supply Current . . . 250 µA Max
- **Thermal Shutdown Protection**
- **Open-Circuit Fail-Safe Receiver Design**
- Receiver Input Hysteresis ... 70 mV Typ
- **Glitch-Free Power-Up and Power-Down** Protection

APPLICATIONS

- **Utility Meters**
- WW.DZSC.COM Industrial Process Control
- **Building Automation**

DESCRIPTION

The SN65LBC182 and SN75LBC182 are differential data line transceivers with a high level of ESD protection in the trade-standard footprint of the SN75176. They are designed for balanced transmission lines and meet ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC182 and SN75LBC182 combine a 3-state. differential line driver and differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control.


The driver outputs and the receiver inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus. This port operates over a wide range of common-mode voltage, making the device suitable for party-line applications. The device also includes additional features for party-line data buses in electrically noisy environment applications such as industrial process control or power inverters.

The SN75LBC182 and SN65LBC182 bus pins also exhibit a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus. The high ESD tolerance protects the device for cabled connections. (For an even higher level of protection, see the SN65/75LBC184, literature number SLLS236.)

differential The driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled voltage transitions. The receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). Very low device supply current can be achieved by disabling the driver and the receiver.

The SN65LBC182 is characterized for operation from -40°C to 85°C, and the SN75LBC182 is characterized for operation from 0°C to 70°C.

functional block diagram






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



SLLS500 - MAY 2001

SN65LBC182D (Marked as 6LB182) SN75LBC182D (Marked as 7LB182) SN65LBC182P (Marked as 65LBC182) SN75LBC182P (Marked as 75LBC182) (TOP VIEW)							
	1 ●	8 🛛	V _{CC}				
	2	7 🗖	B				
	3	6 🗖	A				
	4	5 🗖	GND				



Function Tables

	DRIVER		
INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z
Open	Н	Н	L

RECEIVER

DIFFERENTIAL INPUTS	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2V < V_{ID} < 0.2V$	L	?
V _{ID} ≤ -0.2 V	L	L
Х	н	Z
Open	L	Н

AVAILABLE OPTIONS

	PACKAGE				
Τ _Α	PLASTIC SMALL-OUTLINE [†] (JEDEC MS-012)	PLASTIC DUAL-IN-LINE PACKAGE (JEDEC MS-001)			
0°C to 70°C	SN75LBC182D	SN75LBC182P			
-40°C to 85°C	SN65LBC182D	SN65LBC182P			

[†]Add R suffix for taped and reel.



SLLS500 - MAY 2001

absolute maximum ratings[†]

Supply voltage range, (see Note 1) V_{CC} Voltage range at any bus terminal (A or B) Input voltage, V _I (D, DE, R or \overline{RE})		$\ldots \ldots \ldots$ –15 V to 15 V
Electrostatic discharge: Human body model (see Note 2)		15 kV
	All pins	3 kV
Contact discharge (IEC61000-4-2)	A, B, GND	8 kV
Air discharge (IEC61000-4-2)	A, B, GND	15 kV
Continuous total power dissipation		See Dissipation Rating Table
Storage temperature range, T _{stg}		–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 second		

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1150 mW	9.2 mW/°C	736 mW	598 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
NOTE: The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
oltage at any bus I/O terminal (separately or common mode) VI or VIC		-7		12	V
High-level input voltage, VIH		2			N/
Low-level input voltage, VIL	D, DE, RE			0.8	V
Differential input voltage, VID (see Note 3)	ferential input voltage, V _{ID} (see Note 3)			12	V
	Driver	-60		60	mA
Output current, IO	Receiver	-8		4	
Operating free air temperature. Te	SN65LBC182	-40		85	°C
Operating free-air temperature, T _A	SN75LBC182	0		70	C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS500 - MAY 2001

driver electrical characteristics over recommended operating conditions

	PARAMETER		TEST COND	ITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage		lj = -18 mA		-1.5			V
VO	Output voltage		IO = 0		0		VCC	V
NZ 1			RL = 54 Ω,	See Figure 1	1.5	2.2	VCC	V
IVODI	Differential output voltage		$\begin{tabular}{ c c c c c } \hline I_{I} = -18 \text{ mA} & -1.5 \\ \hline I_{O} = 0 & 0 \\ \hline R_{L} = 54 \ \Omega, & \text{See Figure 1} & 1.5 & 2.2 \\ \hline V_{test} = -7 \ V \ to \ 12 \ V, & \text{See Figure 2} & 1.5 & 2.2 \\ \hline V_{test} = -7 \ V \ to \ 12 \ V, & \text{See Figure 2} & 1.5 & 2.2 \\ \hline V_{test} = -7 \ V \ to \ 12 \ V, & \text{See Figure 2} & 1.5 & 2.2 \\ \hline 0.2 & -0.2 & -0.2 & -0.2 \\ \hline 1 & -0.2 & -0.2 & -0.2 \\ \hline 1 & -0.2 & -0.2 & -0.2 \\ \hline 1 & -0.2 & -0.2 & -0.2 \\ \hline 1 & -0.2 & -0.2 & -0.2 \\ \hline 0.4 & -0.2 $	2.2	VCC	V		
ΔV_{OD}	Change in magnitude of differentia	al output voltage			-0.2		0.2	
V _{OC(SS)}	Steady-state common-mode outp	ut voltage	See Figure 1		1		3	v
$\Delta VOC(SS)$	Change in steady-state common-m voltage	ode output			-0.2		0.2	v
V _{OC(PP)}	Peak-to-peak change in common- voltage during state transitions	mode output	See Figures 1 and 4			0.8		V
IOZ	High-impedance output current		See receiver input cur	rents				
Iн	High-level input current (D, DE)		V _I = 2.4 V				50	μA
۱ _{IL}	Low-level input current (D, DE)		V _I = 0.4 V		-50			μA
IOS	Short-circuit output current		$V_{O} = -7 V$ to 12 V		-250		250	mA
		SN75LBC182				12	25	
ICC	Supply current	SN65LBC182	No load, DE at V_{CC} ,	RE at VCC		12	30	mA

[†] All typical values are at V_{CC} = 5 V and T_A = 25° C.

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT			
tr	Differential output signal rise time			0.25	0.72	1.2				
t _f	Differential output signal fall time	R _L = 54 Ω, See Figure 3			0.25	0.73	1.2			
^t PLH	Propagation delay time, low-to-high-level output						C _L = 50 pF,			1.3
^t PHL	Propagation delay time, high-to-low-level output					1.3				
^t sk(p)	Pulse skew (t _{PHL} – t _{PLH})				0.075	0.15				
^t PZH	Output enable time to high level	D 440.0	0 E E			3.5				
^t PHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 5			3.5	μs			
^t PZL	Output enable time to low level	D 440.0				3.5				
^t PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 6			3.5	μs			

SLLS500 - MAY 2001

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage					0.2	
V_{IT-}	Negative-going input threshold voltage			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})				70		mV
VIK	Enable-input clamp voltage	l _l = –18 mA		-1.5			V
VOH	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_O = -8 \text{ mA},$	See Figure 7	2.8			V
VOL	Low-level output voltage	$V_{ID} = 200 \text{ mV}, I_O = 4 \text{ mA},$	See Figure 7			0.4	V
IOZ	High-impedance-state output current	$V_{O} = 0.4$ to 2.4 V				±1	μA
		$V_{IH} = 12 V, V_{CC} = 5 V$				250	
	Due insul annual	$V_{IH} = 12 V, V_{CC} = 0 V$				250	•
1	Bus input current	$V_{IH} = -7 V$, $V_{CC} = 5 V$	Other input at 0 V	-200			μA
		$V_{IH} = -7 V$, $V_{CC} = 0 V$		-200			
Ι _{ΙΗ}	High-level input current (RE)	V _{IH} = 2 V				50	μA
١ _{IL}	Low-level input current (RE)	V _{IL} = 0.8 V		-50			μA
	Current current	Nalaad	DE at 0 V, RE at 0 V			3.5	mA
ICC	Supply current	No load	DE at 0 V, RE at V _{CC}		175	250	μA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.


receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Differential output signal rise time			20		
t _f	Differential output signal fall time			20		
^t PLH	Propagation delay time, low-to-high-level output	C _L = 50 pF, See Figure 7			150	ns
^t PHL	Propagation delay time, high-to-low-level output				150	
^t PZH	Output enable time to high level				100	
^t PZL	Output enable time to low level	See Figure 8			100	ns
^t PHZ	Output disable time from high level				100	20
^t PLZ	Output disable time from low level				100	ns
t _{sk(p)}	Pulse skew tpHL - tpLH				50	ns




SLLS500 - MAY 2001

PARAMETER MEASUREMENT INFORMATION




[†]Includes probe and jig capacitance

Figure 1. Driver Test Circuit, $V_{\mbox{OD}}$ and $V_{\mbox{OC}}$ Without Common-Mode Loading







[†]PRR = 1 MHz, 50% duty cycle, $t_f < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$ [‡]Includes probe and jig capacitance

Figure 3. Driver Switching Test Circuit and Waveforms





Figure 4. V_{OC} Definitions




SLLS500 - MAY 2001



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$.


B. CL includes probe and jig capacitance.

Figure 5. Driver t_{PZH} and t_{PHZ} Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle, t_r \leq 10 ns, t_f \leq 10 ns, Z_O = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 6. Driver tPZL and tPLZ Test Circuit and Voltage Waveforms




NOTE A: This value includes probe and jig capacitance (\pm 10%).

Figure 7. Receiver tPLH and tPHL Test Circuit and Voltage Waveforms



SLLS500 - MAY 2001







Figure 8. Receiver t_{PZL}, t_{PLZ}, t_{PZH}, and t_{PHZ} Test Circuit and Voltage Waveforms

SLLS500 - MAY 2001





TYPICAL CHARACTERISTICS



SLLS500 - MAY 2001

TYPICAL CHARACTERISTICS





NOTE A: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 14. Typical Application Circuit




SLLS500 - MAY 2001

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 - D. Four center pins are connected to die mount pad.
 - E. Falls within JEDEC MS-012




SLLS500 - MAY 2001

P (R-PDIP-T8)

MECHANICAL INFORMATION

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated