



NJU6679

PRELIMINARY

128-common x 132-segment BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6679 is a bit map LCD driver to display graphics or characters. It contains 25,344 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 128-common drivers.


The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6679 displays 128 x 132 dots graphics or 8-character 8-line by 16 x 16 dots character.

It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6679 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 6-time voltage booster circuit and 201-step electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.4V to 3.6V and low operating current are useful for small size battery operating items.

■ PACKAGE OUTLINE



NJU6679CL

■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM - 25,344 bits (1.5 times over than display size)
- 236 LCD Drivers - 128-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function
(2 blocks of active display area and automatic duty cycle ratio selection)
- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection ; 1/4, 1/5, 1/6, 1/7, 1/8, 1/9, 1/10, 1/11, 1/12 bias
- Common Driver Order Assignment by mask option

Version	C0 to C127(Pin name)
NJU6679A	Com0 to Com127
NJU6679B	Com127 to Com0


- Useful Instruction Set
Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 6-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.
- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(6-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V to 3.6V
- LCD Driving Voltage --- 6.0V to 18V
- Package Outline --- COF / TCP / Bumped Chip
- C-MOS Technology

JUL.10.2000

Ver. 2.1



■ PAD LOCATION



Chip Center : X=0um,Y=0um
 Chip Size : X=10.31mm,Y=3.13mm
 Chip Thickness : 675um \pm 30um
 Bump Size : 45um x 83um
 Pad pitch : 60um(Min)
 Bump Height : 15um TYP.
 Bump Material : Au

■ TERMINAL DESCRIPTION

Chip Size 10.31 x 3.13mm (Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um
1	DUMMY0	-4884	-1405
2	DUMMY1	-4132	-1405
3	DUMMY2	-4062	-1405
4	DUMMY3	-3992	-1405
5	DUMMY4	-3922	-1405
6	DUMMY5	-3852	-1405
7	DUMMY6	-3782	-1405
8	DUMMY7	-3712	-1405
9	DUMMY8	-3642	-1405
10	DUMMY9	-3572	-1405
11	DUMMY10	-3502	-1405
12	DUMMY11	-3432	-1405
13	V _{DD}	-3270	-1405
14	P/S	-3104	-1405
15	SEL86	-2884	-1405
16	RES	-2648	-1405
17	V _{SS}	-2490	-1405
18	T ₂	-2333	-1405
19	T ₁	-2098	-1405
20	OSC ₁	-1877	-1405
21	OSC ₂	-1641	-1405
22	CS	-1420	-1405
23	A0	-1184	-1405
24	WR	-954	-1405
25	RD	-717	-1405
26	D ₀	-481	-1405
27	D ₁	-260	-1405
28	D ₂	-40	-1405
29	D ₃	180	-1405
30	D ₄	400	-1405
31	D ₅	621	-1405
32	D ₆ (SCL)	841	-1405
33	D ₇ (SI)	1061	-1405
34	V _{SS}	1222	-1405
35	V _{OUT}	1398	-1405
36	C5 ⁺	1468	-1405
37	C5 ⁻	1538	-1405
38	C4 ⁺	1608	-1405
39	C4 ⁻	1678	-1405
40	C3 ⁺	1748	-1405
41	C3 ⁻	1818	-1405
42	C2 ⁺	1888	-1405
43	C2 ⁻	1958	-1405
44	C1 ⁺	2028	-1405
45	C1 ⁻	2098	-1405
46	V _{DD}	2168	-1405
47	VR	2327	-1405
48	V ₅	2582	-1405
49	V ₄	2652	-1405
50	V ₃	2722	-1405

PAD No.	Terminal	X= um	Y= um
51	V ₂	2792	-1405
52	V ₁	2862	-1405
53	V _{DD}	2932	-1405
54	DUMMY12	3315	-1405
55	DUMMY13	3385	-1405
56	DUMMY14	3455	-1405
57	DUMMY15	3525	-1405
58	DUMMY16	3595	-1405
59	DUMMY17	3665	-1405
60	DUMMY18	3735	-1405
61	DUMMY19	4884	-1405
62	C ₀	4995	-1416
63	C ₁	4995	-1356
64	C ₂	4995	-1296
65	C ₃	4995	-1236
66	C ₄	4995	-1176
67	C ₅	4995	-1116
68	C ₆	4995	-1056
69	C ₇	4995	-996
70	C ₈	4995	-936
71	C ₉	4995	-876
72	C ₁₀	4995	-816
73	C ₁₁	4995	-756
74	C ₁₂	4995	-696
75	C ₁₃	4995	-636
76	C ₁₄	4995	-576
77	C ₁₅	4995	-516
78	C ₁₆	4995	-456
79	C ₁₇	4995	-396
80	C ₁₈	4995	-336
81	C ₁₉	4995	-276
82	C ₂₀	4995	-216
83	C ₂₁	4995	-156
84	C ₂₂	4995	-96
85	C ₂₃	4995	-36
86	C ₂₄	4995	24
87	C ₂₅	4995	84
88	C ₂₆	4995	144
89	C ₂₇	4995	204
90	C ₂₈	4995	264
91	C ₂₉	4995	324
92	C ₃₀	4995	384
93	C ₃₁	4995	444
94	C ₃₂	4995	504
95	C ₃₃	4995	564
96	C ₃₄	4995	624
97	C ₃₅	4995	684
98	C ₃₆	4995	744
99	C ₃₇	4995	804
100	C ₃₈	4995	864

PAD No.	Terminal	X= um	Y= um
101	C ₃₉	4995	924
102	C ₄₀	4995	984
103	C ₄₁	4995	1044
104	C ₄₂	4995	1104
105	C ₄₃	4995	1164
106	C ₄₄	4995	1224
107	C ₄₅	4995	1284
108	C ₄₆	5010	1405
109	C ₄₇	4950	1405
110	C ₄₈	4890	1405
111	C ₄₉	4830	1405
112	C ₅₀	4770	1405
113	C ₅₁	4710	1405
114	C ₅₂	4650	1405
115	C ₅₃	4590	1405
116	C ₅₄	4530	1405
117	C ₅₅	4470	1405
118	C ₅₆	4410	1405
119	C ₅₇	4350	1405
120	C ₅₈	4290	1405
121	C ₅₉	4230	1405
122	C ₆₀	4170	1405
123	C ₆₁	4110	1405
124	C ₆₂	4050	1405
125	C ₆₃	3990	1405
126	S ₀	3930	1405
127	S ₁	3870	1405
128	S ₂	3810	1405
129	S ₃	3750	1405
130	S ₄	3690	1405
131	S ₅	3630	1405
132	S ₆	3570	1405
133	S ₇	3510	1405
134	S ₈	3450	1405
135	S ₉	3390	1405
136	S ₁₀	3330	1405
137	S ₁₁	3270	1405
138	S ₁₂	3210	1405
139	S ₁₃	3150	1405
140	S ₁₄	3090	1405
141	S ₁₅	3030	1405
142	S ₁₆	2970	1405
143	S ₁₇	2910	1405
144	S ₁₈	2850	1405
145	S ₁₉	2790	1405
146	S ₂₀	2730	1405
147	S ₂₁	2670	1405
148	S ₂₂	2610	1405
149	S ₂₃	2550	1405
150	S ₂₄	2490	1405


PAD No.	Terminal	X= um	Y= um
151	S ₂₅	2430	1405
152	S ₂₆	2370	1405
153	S ₂₇	2310	1405
154	S ₂₈	2250	1405
155	S ₂₉	2190	1405
156	S ₃₀	2130	1405
157	S ₃₁	2070	1405
158	S ₃₂	2010	1405
159	S ₃₃	1950	1405
160	S ₃₄	1890	1405
161	S ₃₅	1830	1405
162	S ₃₆	1770	1405
163	S ₃₇	1710	1405
164	S ₃₈	1650	1405
165	S ₃₉	1590	1405
166	S ₄₀	1530	1405
167	S ₄₁	1470	1405
168	S ₄₂	1410	1405
169	S ₄₃	1350	1405
170	S ₄₄	1290	1405
171	S ₄₅	1230	1405
172	S ₄₆	1170	1405
173	S ₄₇	1110	1405
174	S ₄₈	1050	1405
175	S ₄₉	990	1405
176	S ₅₀	930	1405
177	S ₅₁	870	1405
178	S ₅₂	810	1405
179	S ₅₃	750	1405
180	S ₅₄	690	1405
181	S ₅₅	630	1405
182	S ₅₆	570	1405
183	S ₅₇	510	1405
184	S ₅₈	450	1405
185	S ₅₉	390	1405
186	S ₆₀	330	1405
187	S ₆₁	270	1405
188	S ₆₂	210	1405
189	S ₆₃	150	1405
190	S ₆₄	90	1405
191	S ₆₅	30	1405
192	S ₆₆	-30	1405
193	S ₆₇	-90	1405
194	S ₆₈	-150	1405
195	S ₆₉	-210	1405
196	S ₇₀	-270	1405
197	S ₇₁	-330	1405
198	S ₇₂	-390	1405
199	S ₇₃	-450	1405
200	S ₇₄	-510	1405

PAD No.	Terminal	X= um	Y= um
201	S ₇₅	-570	1405
202	S ₇₆	-630	1405
203	S ₇₇	-690	1405
204	S ₇₈	-750	1405
205	S ₇₉	-810	1405
206	S ₈₀	-870	1405
207	S ₈₁	-930	1405
208	S ₈₂	-990	1405
209	S ₈₃	-1050	1405
210	S ₈₄	-1110	1405
211	S ₈₅	-1170	1405
212	S ₈₆	-1230	1405
213	S ₈₇	-1290	1405
214	S ₈₈	-1350	1405
215	S ₈₉	-1410	1405
216	S ₉₀	-1470	1405
217	S ₉₁	-1530	1405
218	S ₉₂	-1590	1405
219	S ₉₃	-1650	1405
220	S ₉₄	-1710	1405
221	S ₉₅	-1770	1405
222	S ₉₆	-1830	1405
223	S ₉₇	-1890	1405
224	S ₉₈	-1950	1405
225	S ₉₉	-2010	1405
226	S ₁₀₀	-2070	1405
227	S ₁₀₁	-2130	1405
228	S ₁₀₂	-2190	1405
229	S ₁₀₃	-2250	1405
230	S ₁₀₄	-2310	1405
231	S ₁₀₅	-2370	1405
232	S ₁₀₆	-2430	1405
233	S ₁₀₇	-2490	1405
234	S ₁₀₈	-2550	1405
235	S ₁₀₉	-2610	1405
236	S ₁₁₀	-2670	1405
237	S ₁₁₁	-2730	1405
238	S ₁₁₂	-2790	1405
239	S ₁₁₃	-2850	1405
240	S ₁₁₄	-2910	1405
241	S ₁₁₅	-2970	1405
242	S ₁₁₆	-3030	1405
243	S ₁₁₇	-3090	1405
244	S ₁₁₈	-3150	1405
245	S ₁₁₉	-3210	1405
246	S ₁₂₀	-3270	1405
247	S ₁₂₁	-3330	1405
248	S ₁₂₂	-3390	1405
249	S ₁₂₃	-3450	1405
250	S ₁₂₄	-3510	1405

PAD No.	Terminal	X= um	Y= um
251	S ₁₂₅	-3570	1405
252	S ₁₂₆	-3630	1405
253	S ₁₂₇	-3690	1405
254	S ₁₂₈	-3750	1405
255	S ₁₂₉	-3810	1405
256	S ₁₃₀	-3870	1405
257	S ₁₃₁	-3930	1405
258	C ₁₂₇	-3990	1405
259	C ₁₂₆	-4050	1405
260	C ₁₂₅	-4110	1405
261	C ₁₂₄	-4170	1405
262	C ₁₂₃	-4230	1405
263	C ₁₂₂	-4290	1405
264	C ₁₂₁	-4350	1405
265	C ₁₂₀	-4410	1405
266	C ₁₁₉	-4470	1405
267	C ₁₁₈	-4530	1405
268	C ₁₁₇	-4590	1405
269	C ₁₁₆	-4650	1405
270	C ₁₁₅	-4710	1405
271	C ₁₁₄	-4770	1405
272	C ₁₁₃	-4830	1405
273	C ₁₁₂	-4890	1405
274	C ₁₁₁	-4950	1405
275	C ₁₁₀	-5010	1405
276	C ₁₀₉	-4995	1284
277	C ₁₀₈	-4995	1224
278	C ₁₀₇	-4995	1164
279	C ₁₀₆	-4995	1104
280	C ₁₀₅	-4995	1044
281	C ₁₀₄	-4995	984
282	C ₁₀₃	-4995	924
283	C ₁₀₂	-4995	864
284	C ₁₀₁	-4995	804
285	C ₁₀₀	-4995	744
286	C ₉₉	-4995	684
287	C ₉₈	-4995	624
288	C ₉₇	-4995	564
289	C ₉₆	-4995	504
290	C ₉₅	-4995	444
291	C ₉₄	-4995	384
292	C ₉₃	-4995	324
293	C ₉₂	-4995	264
294	C ₉₁	-4995	204
295	C ₉₀	-4995	144
296	C ₈₉	-4995	84
297	C ₈₈	-4995	24
298	C ₈₇	-4995	-36
299	C ₈₆	-4995	-96
300	C ₈₅	-4995	-156

PAD No.	Terminal	X= um	Y= um
301	C ₈₄	-4995	-216
302	C ₈₃	-4995	-276
303	C ₈₂	-4995	-336
304	C ₈₁	-4995	-396
305	C ₈₀	-4995	-456
306	C ₇₉	-4995	-516
307	C ₇₈	-4995	-576
308	C ₇₇	-4995	-636
309	C ₇₆	-4995	-696
310	C ₇₅	-4995	-756
311	C ₇₄	-4995	-816
312	C ₇₃	-4995	-876
313	C ₇₂	-4995	-936
314	C ₇₁	-4995	-996
315	C ₇₀	-4995	-1056
316	C ₆₉	-4995	-1116
317	C ₆₈	-4995	-1176
318	C ₆₇	-4995	-1236
319	C ₆₆	-4995	-1296
320	C ₆₅	-4995	-1356
321	C ₆₄	-4995	-1416

■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	Symbol	I/O	Function																																																		
1,40	VDD	Power	VDD=+3V																																																		
5,22	VSS	GND	VSS=0V																																																		
39 38 37 36 35	V1 V2 V3 V4 V5	Power	<p>LCD Driving Voltage Supplying Terminal. When the internal voltage booster is not used, supply each level of LCD driving voltage from outside with following relation.</p> <p>$VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$</p> <p>When the internal power supply is on, the internal circuits generate and supply following LCD bias voltage from V1 to V4 terminals.</p> <table><tr><th>Bias</th><th>V1</th><th>V2</th><th>V3</th><th>V4</th></tr><tr><td>1/4Bias</td><td>V5+3/4VLCD</td><td>V5+2/4VLCD</td><td>V5+2/4VLCD</td><td>V5+1/4VLCD</td></tr><tr><td>1/5Bias</td><td>V5+4/5VLCD</td><td>V5+3/5VLCD</td><td>V5+2/5VLCD</td><td>V5+1/5VLCD</td></tr><tr><td>1/6Bias</td><td>V5+5/6VLCD</td><td>V5+4/6VLCD</td><td>V5+2/6VLCD</td><td>V5+1/6VLCD</td></tr><tr><td>1/7Bias</td><td>V5+6/7VLCD</td><td>V5+5/7VLCD</td><td>V5+2/7VLCD</td><td>V5+1/7VLCD</td></tr><tr><td>1/8Bias</td><td>V5+7/8VLCD</td><td>V5+6/8VLCD</td><td>V5+2/8VLCD</td><td>V5+1/8VLCD</td></tr><tr><td>1/9Bias</td><td>V5+8/9VLCD</td><td>V5+7/9VLCD</td><td>V5+2/9VLCD</td><td>V5+1/9VLCD</td></tr><tr><td>1/10Bias</td><td>V5+9/10VLCD</td><td>V5+8/10VLCD</td><td>V5+2/10VLCD</td><td>V5+1/10VLCD</td></tr><tr><td>1/11Bias</td><td>V5+10/11VLCD</td><td>V5+9/11VLCD</td><td>V5+2/11VLCD</td><td>V5+1/11VLCD</td></tr><tr><td>1/12Bias</td><td>V5+11/12VLCD</td><td>V5+10/12VLCD</td><td>V5+2/12VLCD</td><td>V5+1/12VLCD</td></tr></table> <p>(VLCD=VDD-V5)</p>	Bias	V1	V2	V3	V4	1/4Bias	V5+3/4VLCD	V5+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD	1/5Bias	V5+4/5VLCD	V5+3/5VLCD	V5+2/5VLCD	V5+1/5VLCD	1/6Bias	V5+5/6VLCD	V5+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD	1/7Bias	V5+6/7VLCD	V5+5/7VLCD	V5+2/7VLCD	V5+1/7VLCD	1/8Bias	V5+7/8VLCD	V5+6/8VLCD	V5+2/8VLCD	V5+1/8VLCD	1/9Bias	V5+8/9VLCD	V5+7/9VLCD	V5+2/9VLCD	V5+1/9VLCD	1/10Bias	V5+9/10VLCD	V5+8/10VLCD	V5+2/10VLCD	V5+1/10VLCD	1/11Bias	V5+10/11VLCD	V5+9/11VLCD	V5+2/11VLCD	V5+1/11VLCD	1/12Bias	V5+11/12VLCD	V5+10/12VLCD	V5+2/12VLCD	V5+1/12VLCD
Bias	V1	V2	V3	V4																																																	
1/4Bias	V5+3/4VLCD	V5+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD																																																	
1/5Bias	V5+4/5VLCD	V5+3/5VLCD	V5+2/5VLCD	V5+1/5VLCD																																																	
1/6Bias	V5+5/6VLCD	V5+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD																																																	
1/7Bias	V5+6/7VLCD	V5+5/7VLCD	V5+2/7VLCD	V5+1/7VLCD																																																	
1/8Bias	V5+7/8VLCD	V5+6/8VLCD	V5+2/8VLCD	V5+1/8VLCD																																																	
1/9Bias	V5+8/9VLCD	V5+7/9VLCD	V5+2/9VLCD	V5+1/9VLCD																																																	
1/10Bias	V5+9/10VLCD	V5+8/10VLCD	V5+2/10VLCD	V5+1/10VLCD																																																	
1/11Bias	V5+10/11VLCD	V5+9/11VLCD	V5+2/11VLCD	V5+1/11VLCD																																																	
1/12Bias	V5+11/12VLCD	V5+10/12VLCD	V5+2/12VLCD	V5+1/12VLCD																																																	
33,32, 31,30, 29,28, 27,26, 25,24	C1 ⁺ ,C1 ⁻ C2 ⁺ ,C2 ⁻ C3 ⁺ ,C3 ⁻ C4 ⁺ ,C4 ⁻ C5 ⁺ ,C5 ⁻	O	Step up capacitor connecting terminals. Voltage booster circuit (Maximum 6-time)																																																		
23	VOUT	O	Step up voltage output terminal. Connect the step up capacitor between this terminal and VSS.																																																		
34	VR	I	Voltage adjust terminal. V5 level is adjusted by external bleeder resistance connecting between VDD and V5 terminal.																																																		
7 6	T1 T2	I	<p>LCD bias voltage control terminals. (*:Don't Care)</p> <table><tr><th>T1</th><th>T2</th><th>Voltage booster Cir.</th><th>Voltage Adj.</th><th>V/F Cir.</th></tr><tr><td>L</td><td>*</td><td>Available</td><td>Available</td><td>Available</td></tr><tr><td>H</td><td>L</td><td>Not Avail.</td><td>Available</td><td>Available</td></tr><tr><td>H</td><td>H</td><td>Not Avail.</td><td>Not Avail.</td><td>Available</td></tr></table>	T1	T2	Voltage booster Cir.	Voltage Adj.	V/F Cir.	L	*	Available	Available	Available	H	L	Not Avail.	Available	Available	H	H	Not Avail.	Not Avail.	Available																														
T1	T2	Voltage booster Cir.	Voltage Adj.	V/F Cir.																																																	
L	*	Available	Available	Available																																																	
H	L	Not Avail.	Available	Available																																																	
H	H	Not Avail.	Not Avail.	Available																																																	
14 to 21	D0 to D7 (SI) (SCL)	I/O	<p>P/S="H" : Tri-state bi-directional Data I/O terminal in 8-bit parallel operation. P/S="L" : D7=Serial data input terminal. D6=Serial data clock signal input terminal. Data from SI is loaded at the rising edge of SCL and latched as the parallel data at 8th rising edge of SCL.</p>																																																		
11	A0	I	<p>Connect to the Address bus of MPU. The data on the D 0 to D7 is distinguished between Display data and Instruction by status of A0.</p> <table><tr><th>A0</th><th>H</th><th>L</th></tr><tr><td>Distin.</td><td>Display Data</td><td>Instruction</td></tr></table>	A0	H	L	Distin.	Display Data	Instruction																																												
A0	H	L																																																			
Distin.	Display Data	Instruction																																																			
4	RES	I	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.																																																		
10	CS	I	Chip select terminal. Data Input/Output are available during CS ="L".																																																		

No	Symbol	I/O	Function																				
13	$\overline{RD}(E)$	I	<In case of 80 Type MPU> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L" , D0 to D7 terminals are output. <In case of 68 Type MPU> Enable signal of 68 type MPU input terminal. Active "H"																				
12	$\overline{WR}(R-W)$	I	<In case of 80 Type MPU> Connect to the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <In case of 68 Type MPU> The read/write control signal of 68 type MPU input terminal. <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>State</td><td>Read</td><td>Write</td></tr></table>	R/W	H	L	State	Read	Write														
R/W	H	L																					
State	Read	Write																					
3	SEL68	I	MPU interface type selection terminal. <table><tr><td>SEL68</td><td>H</td><td>L</td></tr><tr><td>State</td><td>68 Type</td><td>80 Type</td></tr></table>	SEL68	H	L	State	68 Type	80 Type														
SEL68	H	L																					
State	68 Type	80 Type																					
2	P/S	I	serial or parallel interface selection terminal. <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Command</td><td>Data</td><td>Read/Write</td><td>serial Clock</td></tr><tr><td>"H"</td><td>\overline{CS}</td><td>A</td><td>D0 to D7</td><td>$\overline{RD}, \overline{WR}$</td><td>-</td></tr><tr><td>"L"</td><td>\overline{CS}</td><td>A0</td><td>SI(D7)</td><td>Write Only</td><td>SCL(D6)</td></tr></table> RAM data and status read operation do not work in mode of the serial interface. In case of the serial interface (P/S="L"), \overline{RD} and \overline{WR} must be fixed "H" or "L", and D0 to D5 are high impedance.	P/S	Chip Select	Data/Command	Data	Read/Write	serial Clock	"H"	\overline{CS}	A	D0 to D7	$\overline{RD}, \overline{WR}$	-	"L"	\overline{CS}	A0	SI(D7)	Write Only	SCL(D6)		
P/S	Chip Select	Data/Command	Data	Read/Write	serial Clock																		
"H"	\overline{CS}	A	D0 to D7	$\overline{RD}, \overline{WR}$	-																		
"L"	\overline{CS}	A0	SI(D7)	Write Only	SCL(D6)																		
8 9	OSC1 OSC2	I	System clock input terminal for Maker testing.(This terminal should be Open) For external clock operation, the clock should be input to OSC1 terminal.																				
41 to 104	C0 to C63	O	LCD driving signal output terminals. Segmet output terminals:S 0 to S131 Common output terminals:C 0 to C127 Segment output terminal The following output voltages are selected by the combination of FR and data in the RAM.(non of the n-line inverse functions) <table><tr><th rowspan="2">RAM Data</th><th rowspan="2">FR</th><th colspan="2">Output Voltage</th></tr><tr><th>Normal</th><th>Reverse</th></tr><tr><td rowspan="2">H</td><td>H</td><td>VDD</td><td>V2</td></tr><tr><td>L</td><td>V5</td><td>V3</td></tr><tr><td rowspan="2">L</td><td>H</td><td>V2</td><td>VDD</td></tr><tr><td>L</td><td>V3</td><td>V5</td></tr></table>	RAM Data	FR	Output Voltage		Normal	Reverse	H	H	VDD	V2	L	V5	V3	L	H	V2	VDD	L	V3	V5
RAM Data	FR	Output Voltage																					
		Normal	Reverse																				
H	H	VDD	V2																				
	L	V5	V3																				
L	H	V2	VDD																				
	L	V3	V5																				
105 to 236	S0 to S131	O																					
237 to 300	C64 to C127	O	Common output terminal The following output voltages are selected by the combination of FR and status of common. <table><tr><th>Scan data</th><th>FR</th><th>Output Voltage</th></tr><tr><td rowspan="2">H</td><td>H</td><td>V5</td></tr><tr><td>L</td><td>VDD</td></tr><tr><td rowspan="2">L</td><td>H</td><td>V1</td></tr><tr><td>L</td><td>V4</td></tr></table>	Scan data	FR	Output Voltage	H	H	V5	L	VDD	L	H	V1	L	V4							
Scan data	FR	Output Voltage																					
H	H	V5																					
	L	VDD																					
L	H	V1																					
	L	V4																					

■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited .

The busy flag goes to "1" from D7 terminal when status read instruction is executed.

When enough cycle time over than tCYC indicated in " BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

(1-2) Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COM₀(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8-bit to this register.

(1-3) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

(1-4) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to (84)_H by the Display Data Read/Write instruction execution. It stops the count up operation at (84)_H, and it does not count up non existing address area over than (84)_H by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.

(1-6) Display Data RAM

Display Data RAM is the bit map RAM consisting of 25,344 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1" , Off="0"

When Inverse Display : On="0" , Off="1"

The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display. The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.

(1-7) Common Driver Assignment

The scanning order can be assigned by mask option as shown on Table 1.

Table 1

	COM Outputs Terminals			
PAD No.	62	125	258	321
Pin name	C0	C63	C127	C64
Ver.A	COM ₀	→COM ₆₃	COM ₁₂₇ ←	COM ₆₄
Ver.B	COM ₁₂₇ ←	COM ₆₄	COM ₀	→COM ₆₃

Page Address	DATA	Display Pattern																Line Address
D4,D3,D2,D1,D0 (0,0,0,0,0)	D0																	00
	D1																	01
	D2																	02
	D3																	03
	D4																	04
	D5																	05
	D6																	06
	D7																	07
D4,D3,D2,D1,D0 (0,0,0,0,1)	D0																	08
	D1																	09
	D2																	0A
	D3																	0B
	D4																	0C
	D5																	0D
	D6																	0E
	D7																	0F
D4,D3,D2,D1,D0 (0,0,0,1,0)	D0																	10
	D1																	11
	D2																	12
	D3																	13
	D4																	14
	D5																	15
	D6																	16
	D7																	17
D4,D3,D2,D1,D0 (1,0,0,0,1)	D0																	18
	D1																	19
	D2																	20
	D3																	21
	D4																	22
	D5																	23
	D6																	24
	D7																	25
D4,D3,D2,D1,D0 (1,0,0,1,0)	D0																	26
	D1																	27
	D2																	28
	D3																	29
	D4																	30
	D5																	31
	D6																	32
	D7																	33
D4,D3,D2,D1,D0 (1,0,1,1,1)	D0																	34
	D1																	35
	D2																	36
	D3																	37
	D4																	38
	D5																	39
	D6																	40
	D7																	41

For example the Display start line is 10H

Cn Out
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
...
C118
C119
C120
C121
C122
C123
C124
C125
C126
C127

Column Address	A	D	C	D0="0"	00	01	02	03	04	05	06	07	08	09	7A	7B	7C	7D	7E	7F	80	81	82	83
				D0="1"	83	82	81	80	7F	7E	7D	7C	7B	7A	09	08	07	06	05	04	03	02	01	00
Segment Output					0	1	2	3	4	5	6	7	8	9	122	123	124	125	126	127	128	129	130	131

Fig.1 Correspondence with Display Data RAM Address

(1-8) Reset Circuit

Reset circuit operates the following initializations when the condition of \overline{RES} terminal goes to "L" level.

Initialization

- 1 Display Off
- 2 Normal Display (Non-inverse display)
- 3 ADC Select : Normal (ADC Instruction D0 ="0")
- 4 Read Modify Write Mode Off
- 5 Internal Power supply (Voltage Booster) circuits Off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the serial interface register
- 9 Set the address(00)H to the Column Address Counter
- 10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
- 11 Set the page "0" to the Page Address Register
- 12 Set the EVR register to (FF)H
- 13 Set the All display(1/128 duty)
- 14 Set the Bias select(1/12 Bias)
- 15 Set the 6-Time Voltage Booster
- 16 Set the n line turn over register (0)H

The \overline{RES} terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10us \overline{RES} ="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of \overline{RES} signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6679 must be turned on during \overline{RES} = "L". Although the condition of \overline{RES} ="L" clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D0 to D7) are not influenced. The initialization must be performed using \overline{RES} terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.9 to No.16 as shown in above.

Note) The noise into the \overline{RES} terminal should be eliminated to avoid the error on the application with the careful design.

(1-9) LCD Driving

(a) LCD Driving Circuits

LCD driving circuits are consisted of 260 multiplexers which operate as 132 Segment drivers and 128 Common drivers. 128 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.

(e) Common Timing Generation

The common timing is generated by display clock.

-Waveform of Display Timing(without the n-line inverse functions, the line inverse register in set to 0)




Fig.2

-Waveform of Display Timing(with the n-line inverse function, n=7, the line inverse register in set to 6)




Fig.3

(f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.

-The relation between duty and divide

Duty	1/8	1/16	1/24	1/32	1/40	1/48	1/56	1/64	1/72	1/80	1/88	1/96	1/104	1/112	1/120	1/128
Divide	1/64	1/32	1/21	1/16	1/12	1/10	1/9	1/8	1/7	1/6	1/5	1/4	1/3	1/2	1	2

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (6-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the voltage booster circuit, and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4, and V5 for the LCD should be supplied from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, C3⁺, C3⁻, C4⁺, C4⁻, C5⁺, C5⁻ and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.


T1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1 ⁺ ,C1 ⁻ to C5 ⁺ ,C5 ⁻	VR Term.
L	L/H	ON	ON	ON	-		
H	L	OFF	ON	ON	V _{OUT}	Open	
H	H	OFF	OFF	ON	V5,V _{OUT}	Open	Open

When (T1, T2)=(H, L), C1⁺, C1⁻, C2⁺, C2⁻, C3⁺, C3⁻, C4⁺, C4⁻, C5⁺, C5⁻ terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the V_{OUT} terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

○Power Supply applications


(1)External power supply operation.



(2)Internal power supply operation.


(Voltage Booster, Voltage Adj., Buffer(V/F))

Internal power supply ON (instruction) (T1,T2)=(L,L)




(3)External power supply operation with Voltage Adjustment, Buffer(V/F)

Internal power supply ON (Instruction) (T1,T2) = (H,L)



(4)External power supply operation adjusted Voltage to V5.

Internal power supply (Instruction) (T1,T2) =(H,H)



⊗ : These switches should be open during the power save mode.

(2) Instruction

The NJU6679 distinguishes the signal on the data bus by combination of A0, \overline{RD} and \overline{WR} . The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6679.

Table 4. Instruction Code

(*:Don't Care)

Instruction		Code											Description
		A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)	Display Start Line Set High Order 4bits	0	1	0	0	1	0	1	High Order Address				Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)
	Display Start Line Set Lower Order 4bits	0	1	0	0	1	1	0	Lower Order Address				Determine the Display Line of RAM to the COM0. (Set the Lower order 4bits)
(3)	Page Address Set High Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register
	Page Address Set Lower Order 4bits	0	1	0	1	1	0	0	Lower Order Page Address				Set the Lower order 4 bit page of DD RAM to the Page Address Register
(4)	Column Address Set High Order 4bits	0	1	0	0	0	0	1	High Order Column Add.				Set the Higher order 4 bits Column Address to the Reg.
	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0	Lower Order Column Add.				Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1	Status				0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0	Write Data							Write the data into the Display Data RAM	
(7)	Read Display Data	1	0	1	Read Data							Read the data from the Display Data RAM	
(8)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the ON and OFF Display 0:Normal 1:Inverse
(9)	Whole Display ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns ON 0:Normal 1:W hole Disp. ON
(10)	Sub instruction table mode	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
(11)	Partial Display												
	1st Block, Set Start display unit	0	1	0	0	0	0	0	Start display unit				Set the Start display unit of 1st Block.
	1st Block, Set The number of display units	0	1	0	0	0	1	number of display units				Set the number of display units of 1st Block.	
	2nd Block, Set Start display unit	0	1	0	1	1	0	0	Start display unit				Set the Start display unit of 2nd Block.
	2nd Block, Set The number of display units	0	1	0	1	1	1	number of display units				Set the number of display units of 2nd Block.	
	Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.
(12)	n-line Inverse Drive Set												
	Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*	higher order		Set the number of inverse drive line.
	Register Set Lower order 4 bits	0	1	0	0	1	1	0	Lower order				Set the number of inverse drive line.
	n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
(13)	EVR Register Set												
	EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0	EVR Data Higher order				Set the V5 output level to the EVR register. (Higher order 4 bits)
	EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1	EVR Data Lower order				Set the V5 output level to the EVR register. (Lower order 4 bits)
	EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
(14)	End of sub instruction table mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.

(*:Don't Care)

Instruction		Code											Description
		A0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	
(15)	Bias Select	0	1	0	1	0	1	1	Bias				Select the bias (9 Patterns)
(16)	Voltage Booster Circuits Multiple Select	0	1	0	0	0	1	1	0	0	Boost Multiple		Set the Booster circuits (2 to 6 times)
(17)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	0 1	Read Modify Write mode D0=0:On D0=1:End
(18)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(19)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0	0 1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(20)	LCD Driving Voltage Set	0	1	0	0	0	1	0	0	0	1	0 1	Set LCD Driving Voltage after the internal (external) power supply is turned on
(21)	Power Save (Dual Command)												Set the Power Save Mode (LCD Display OFF +Whole Display Turns ON)
(22)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse

(3) Explanation of Instruction Code

(3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

A0	\overline{RD}	$\overline{R/W}$ \overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	D

D 0:Display Off

1:Display On

(3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COM0 terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extredisplay RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

A0	\overline{RD}	$\overline{R/W}$ \overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	0	1	A7	A6	A5	A4
0	1	0	0	1	1	0	A3	A2	A1	A0

A7	A6	A5	A4	A3	A2	A1	A0	Line Address(HEX)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
			:					:
			:					:
1	0	1	1	1	1	1	1	BF

(3-3) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.

A0	\overline{RD}	$\overline{R/W}$ \overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	0	0	*	*	*	A4
0	1	0	1	1	0	0	A3	A2	A1	A0

(*:Don't Care)

A4	A3	A2	A1	A0	Page
0	0	0	0	0	0
0	0	0	0	1	1
		:			:
		:			:
1	0	1	1	1	23

(3-4) Column Address

When MPU accesses the Display Data RAM, the page address (refer(3-3)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (83)H automatically, and the page address is not changed even if the column address increase to (83)H and stop. In this time the page address is not changed.

A0	\overline{RD}	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	0	0	1	A7	A6	A5	A4	Higher Order
0	1	0	0	0	0	0	A3	A2	A1	A0	Lower Order

A7	A6	A5	A4	A3	A2	A1	A0	Column Address(HEX)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
				:				:
				:				:
1	0	0	0	0	0	1	1	83

(3-5) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	\overline{RD}	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver.

0 :Counterclockwise Output (Inverse) Column Address 131-n <---> Segment Driver n

1 :Clockwise Output (Normal) Column Address n <---> Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by \overline{RES} signal or reset instruction.

0 : -

1 : Initialization Period

(3-6) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	WRITE DATA							

(3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	READ DATA							

(3-8) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

D 0 : Normal RAM data "1" correspond to "On"
 1 : Inverse RAM data "0" correspond to "On"

(3-9) Whole Display On

This instruction turns on the all pixels independent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

D 0 : Normal Display
 1 : Whole Display turn on


When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).

(3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6679 will malfunction.

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	1	0	0	0	0

-Set sub Instruction table flow is shown below:



(3-11) Partial Display

This instruction divides the active display area in a LCD panel to 16 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two.

Therefore, the partial display function realizes to go down the LCD driving voltage according to the display duty ratio. As a result, the operation current of display system is much saved against the full display mode.

The display units


UNIT	0	(8 commons)
UNIT	1	
UNIT	2	
UNIT	3	
UNIT	4	
UNIT	5	
UNIT	6	
UNIT	7	
UNIT	8	
UNIT	9	
UNIT	10	
UNIT	11	
UNIT	12	
UNIT	13	
UNIT	14	
UNIT	15	(8 commons)

128-common

132-segment

Partial display instruction

The partial display operates by the combination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.



D :unit number (Hex.)


Note) Incase of full display (1/128 duty), all of units on the display are selected when the first start unit is set to "0" (0,0,0,0) and the second number of display unit is set to "16" (1,0,0,0,0). In this time, the second block settings are ignored.

In case of only one block display, the second block settings are ignored when the second start unit is set to "0" (0,0,0,0) and the second display unit number is set to "0" (0,0,0,0,0).

Keep the order of partial display instruction sequence.

Do not set over "UNIT 15" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.

The example of partial display setting



The above partial display condition is set as follows:

1) Set sub instruction mode

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

2) Set partial display conditions

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	0	0	0	0	0	0	0	1 st Block, Set start display unit to "0"
0	1	0	0	0	1	0	0	0	1	0	1 st Block, Set the number of display units to "2"
0	1	0	1	1	0	0	0	1	0	0	2 nd Block, Set start display unit to "4"
0	1	0	1	1	1	0	0	1	0	1	2 nd Block, Set the number of display units to "5"
0	1	0	0	1	0	0	0	0	0	0	Partial display on.


In this case, 1/56 duty. (Duty=1/(number of display units x 8))

3) End sub instruction mode

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	1	1	1	0	0	0	1	End sub instruction mode. Back to main instruction mode.

Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" (D=0) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.

-Set Partial Display flow is shown below:



(3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between “1” and “0”. It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.

A0	$\overline{\text{RD}}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	1	0	1	*	*	A5	A4	Higher order
0	1	0	0	1	1	0	A3	A2	A1	A0	Low order

A5	A4	A3	A2	A1	A0	Inverse line	
0	0	0	0	0	0	-	
0	0	0	0	0	1	2	
			:			:	
			:			:	
1	1	1	1	1	1	64	

(*:Don't Care)

The actual operation starts after following instruction.

A0	$\overline{\text{RD}}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	1	0	0	0	0

(3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.

A0	$\overline{\text{RD}}$	$\frac{\text{R}}{\text{W}}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	A7	A6	A5	A4
0	1	0	1	0	0	1	A3	A2	A1	A0

A7	A6	A5	A4	A3	A2	A1	A0	VLCD
0	0	1	1	0	1	1	1	Low
			:					:
			:					:
1	1	1	1	1	1	1	1	High

$\text{VLCD} = \text{VDD} - \text{V5}$

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1,1).

The actual operation starts after following instruction.

A0	$\overline{\text{RD}}$	$\frac{\text{R}}{\text{W}}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	0

(3-14) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6678 may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

A0	$\overline{\text{RD}}$	$\frac{\text{R}}{\text{W}}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	1	0	0	0	1

(3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio.

Especially, the bias should be selected for display quality in partial mode.

A0	\overline{RD}	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	1	0	1	1	A3	A2	A1	A0	(*:Don't Care)

A3	A2	A1	A0	Bias
0	0	0	0	1/4
0	0	0	1	1/5
0	0	1	0	1/6
0	0	1	1	1/7
0	1	0	0	1/8
0	1	0	1	1/9
0	1	1	0	1/10
0	1	1	1	1/11
1	*	*	*	1/12

(3-16) Voltage Booster Circuit Multiple Select

This instruction Selects a voltage boost time.

The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.

A0	\overline{RD}	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	1	0	A2	A1	A0

Commands			Booster Multiple				
A2	A1	A0	6-Time External capacitors connections	5-Time External capacitors connections	4-Time External capacitors connections	3-Time External capacitors connections	2-Time External capacitors connections
0	0	0	2-Time				
0	0	1	3-Time	2-Time			
0	1	0	4-Time	3-Time	2-Time		
0	1	1	5-Time	4-Time	3-Time	2-Time	
1	*	*	6-Time	5-Time	4-Time	3-Time	2-Time

(3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction (D=1) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).

D="1" to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.


A0	$\overline{\text{RD}}$	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	D

D 0 : Read Modify Write On

1 : End

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

- Sequence of cursor blink display



(3-18) Reset

This instruction executes the following initialization.

Initialization

- (1) Set the Address (00)H into the Column Address Counter.
- (2) Set the Address (00)H into the Display Start Line Register.
- (3) Set the page "0" into the Page Address Register.
- (4) Set 0 to the EVR Register to (FF)H.
- (5) Set the All display(1/128 duty)
- (6) Set the Bias select(1/12 Bias)
- (7) Set the 6-Time Voltage Booster.
- (8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

A0	$\overline{\text{RD}}$	$\frac{\text{R}}{\text{W}}$ $\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the $\overline{\text{RES}}$ terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the $\overline{\text{RES}}$ terminal.

(3-19) Internal Power Supply ON/OFF

This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

A0	$\overline{\text{RD}}$	$\frac{\text{R}}{\text{W}}$ $\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)

(3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.

A0	\overline{RD}	$\overline{R/W}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	0	1	D

D 0 : LCD driving waveform output Off


1 : LCD driving waveform output On

The NJU6679 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.


- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.



*1 The wait time depends on the C1 to C9, COUT capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)



(3-21) Power Save(Dual Command)


When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.

The internal status in the Power Save Mode is shown in follows;


- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output VDD level.
- (3) Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.

Power Save Sequence



Power Save Release Sequence



- *1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
- *2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).
The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
- *3 Until "LCD driving voltage set to ON" execution, NJU6679 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
- *4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

(3-22) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

A0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	D


D 0 : Clockwise Output (Normal)

1 : Counterclockwise Output (Inverse)


(4) Internal Power Supply

(a) 6-time voltage booster circuits

6-time voltage booster circuits connecting five capacitors between C1⁺ and C1⁻, C2⁺ and C2⁻, C3⁺ and C3⁻, C4⁺ and C4⁻, C5⁺ and C5⁻, VSS and VOUT boost the voltage of VDD - VSS to negative voltage (VDD Common) and output the boosted voltage from the VOUT terminal. It selects one of boost time from 2 to 6 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 6-time voltage boost operation, the operation voltage of VDD-VOUT should be less than 18V.



● Examples for connecting the capacitors



(b) Voltage Adjust Circuits

The boosted voltage of V_{OUT} output from V_5 through the voltage adjust circuits for LCD driving. The output voltage of V_5 is adjusted by changing the R_a and R_b within the range of $|V_5| < |V_{OUT}|$. The output voltage is calculated by the following formula.

$$V_{LCD} = V_{DD} - V_5 = (1 + R_b/R_a)V_{REG} \quad (1)$$




Fig. 3

The voltage of V_{REG} is a standard voltage produced from built-in bleeder resistance. V_{REG} is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V_5 , R_2 as variable resistor, R_1 and R_3 as fixed constant should be connected to V_{DD} terminal, V_R and V_5 , as shown in Fig.3.

[Design example for R_1 , R_2 and R_3 / Reference]

- $R_1 + R_2 + R_3 = 5M\Omega$ (Determined by the current flow between $V_{DD} - V_5$)
- Variable voltage range by the R_2 . -6V to -7.5V ($V_{LCD} = V_{DD} - V_5 \rightarrow 9.0V$ to $10.5V$)
(Determined by the LCD electrical characteristics)
- $V_{REG} = 3V$ (In case of $EVR = (FF)H$)
- R_1 , R_2 and R_3 are calculated by above conditions and the formula of (1) to below;
 $R_1 = 2.0M\Omega$, $R_2 = 0.5M\Omega$, $R_3 = 2.5M\Omega$

* If the power supply voltage between V_{DD} and V_{SS} changes, V_5 changes too. Therefore the power supply voltage should be stabilized for V_5 stable operation.

(c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V5. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

(37)H to (4F)H available for use. If keeping 3% precision set EVR over (4F)H.

EVR register		VREG[V]	VLCD
:	:	:	Low
(4F)H	(0,1,0,0,1,1,1,1)	$(124/300) \times (V_{DD}-V_{SS})$:
:	:	:	:
:	:	:	:
:	:	:	:
(FD)H	(1,1,1,1,1,1,0,1)	$(298/300) \times (V_{DD}-V_{SS})$:
(FE)H	(1,1,1,1,1,1,1,0)	$(299/300) \times (V_{DD}-V_{SS})$:
(FF)H	(1,1,1,1,1,1,1,1)	$(300/300) \times (V_{DD}-V_{SS})$	High

● Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

Ra=1MΩ, Rb=4MΩ (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a+R_b)/R_a)V_{REG} \\
 &= (5/1) \times [(100/300) \times 3.0] \\
 &= 6.2V
 \end{aligned}$$

In case of setting (FF)H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a+R_b)/R_a)V_{REG} \\
 &= (5/1) \times [(300/300) \times 3.0] \\
 &= 15.0V
 \end{aligned}$$

	Min.(4F)H	Max.(FF)H
Adjustable Range	6.2	15.0 [V]
Step Voltage	50 [mV]	

* In case of VDD=3V


*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) $V_{DD} = 3V$

$R_a = 1M\Omega$, $R_b = 4M\Omega$ ($R_a : R_b = 1 : 4$)

Five times voltage

VLCD vs. Temperature (Typical Performance)



(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V1,V2,V3,V4 are generated internally by dividing the V5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C6, C7, C8, C9 and C10 are determined depending on the actual LCD panel display evaluation.




Fig.4

*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.

*2 Following connection of VOUT is required when external power supply using.

When $VSS > V5$ --- $VOUT = V5$

When $VSS \leq V5$ --- $VOUT = VSS$

(5) MPU Interface

(5-1) Interface type selection

NJU6679 interfaces with MPU by 8-bit bidirectional data bus (D7 to D0) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

P/S	Type	\overline{CS}	A0	\overline{RD}	\overline{WR}	SEL68	D7	D6	D0 to D5
H	Parallel	\overline{CS}	A0	\overline{RD}	\overline{WR}	SEL68	D7	D6	D0 to D5
L	Serial	\overline{CS}	A0	-	-	-	SI	SCL	Hi-Z

(5-2) Parallel Interface

The NJU6679 interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of SEL68 terminal connecting to "H" or "L" as shown in table 6.

Table 6

SEL68	Type	\overline{CS}	A0	\overline{RD}	\overline{WR}	D0 to D7
H	68 type MPU	\overline{CS}	A0	E	R/W	D0 to D7
L	80 type MPU	\overline{CS}	A0	\overline{RD}	\overline{WR}	D0 to D7

(5-3) Discrimination of Data Bus Signal

The NJU6679 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (\overline{RD} , \overline{WR}) signals as shown in Table 7.

Table 7

Common	68 type	80 type		Function
A0	R/W	\overline{RD}	\overline{WR}	
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal \overline{CS} set to "L" and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6, - - - D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When \overline{RES} terminal becomes "L" or \overline{CS} terminal becomes "H" before 8th serial clock rise edge, NJU6679 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface




Fig. 5

(5-5) Access to the Display Data RAM and Internal Register.

The NJU6679 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.


Therefore high speed data transmission between MPU and NJU6679 is available because of it is not limited by the t_{ACC} and t_{DS} as display data RAM access time and is limited by the system cycle time (R) or (W).

If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.

● Write Operation



● Read Operation




Fig.6

(5-6) Chip Select

\overline{CS} is Chip Select terminal. In case of $\overline{CS} = "L"$, the interface with MPU is available. In case of $\overline{CS} = "H"$, the Do to D7 are high impedance and A0, RD, WR, D7(SI) and D6(SCL) inputs are ignored. If the serial interface is selected when $\overline{CS} = "H"$, the shift register and the counter are reset. However, the reset is always operated in any conditions of \overline{CS} .

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

P A R A M E T E R	SYMBOL	R A T I N G S	UNIT
Supply Voltage (1)	V _{DD}	-0.3 to +5.0	V
Supply Voltage (2)	V ₅	V _{DD} -18.0 to V _{DD} +0.3	V
Supply Voltage (3)	V ₁ to V ₄	V ₅ to V _{DD} +0.3	V
Input Voltage	V _{IN}	-0.3 to V _{DD} +0.3	V
Operating Temperature	T _{opr}	-30 to +80	°C
Storage Temperature	T _{stg}	-55 to +125 (Chip)	°C
		-55 to +100 (TCP)	

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS}=0 V.

Note 3) The relation : V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ ; V_{DD} > V_{SS} ≥ V_{OUT} must be maintained.

Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(V_{DD}=2.7V to 3.3V, V_{SS}=0V, Ta=-30 to +80°C)

P A R A M E T E R		SYMBOL	C O N D I T I O N S		MIN.	TYP.	MAX.	UNIT	Note
Operating Voltage(1)		V _{DD}			2.4		3.6	V	5
Operating Voltage(2)		V ₅			V _{DD} -18.0		V _{DD} -6.0	V	
		V ₁ ,V ₂	V _{LCD} = V _{DD} -V ₅		V _{DD} -0.5V _{LCD}		V _{DD}		
		V ₃ ,V ₄			V ₅		V _{DD} -0.5V _{LCD}		
Input Voltage	High Level	V _{IHC1}	D0...D7, A0, CS, RES, RD, WR, SEL68, P/S Terminals		0.8V _{DD}		V _{DD}	V	
	Low Level	V _{ILC1}			V _{SS}		0.2V _{DD}	V	
Output Voltage	High Level	V _{OHC11}	D0...D7 Terminals	I _{OH} =-0.5mA	0.8V _{DD}		V _{DD}	V	
	Low Level	V _{OLC11}		I _{OL} = 0.5mA	V _{SS}		0.2V _{DD}	V	
Input Leakage Current		I _{LI0}	All Input terminals		- 1.0		1.0	uA	6
Driver On-resistance		R _{ON1}	Ta=25°C	V _{LCD} =15.0V		2.0	3.0	kW	7
		R _{ON2}		V _{LCD} =8.0V		3.0	4.5		
Stand-by Current		I _{DDQ}	during Power save Mode			T.B.D.	T.B.D.	uA	8
Operating Current		I _{DD12}	Display V _{LCD} =15.0V			T.B.D.	T.B.D.	uA	9
		I _{DD21}	Accessing f _{CYC} =200kHz			T.B.D.	T.B.D.		

P A R A M E T E R		SYMBOL	C O N D I T I O N S	MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		C _{IN}	A0,CS,RES,RD,WR,SEL68, P/S,T1,T2,D0...D7 Ta=25°C		10		pF	
Oscillation Frequency		f _{OSC}	Ta=25°C		T.B.D.		kHz	
Voltage Booster	Output Volt.	V _{OUT1}	VSS-V _{out} , 6-time voltage booster, VDD=3V	VDD-15.0		VDD-15.5	V	
	On-resistance	DC/DC	VDD=3V;C _{OUT} =4.7uF 6-time voltage booster		2000	4000	Ω	
	Adjustment range of LCD Driving Volt.	V _{OUT2}	Voltage Booster Circuit "OFF"	VDD-18.0V		VDD-6.0V	V	10
	Voltage Follower	V ₅	Voltage Adjustment Circuit "OFF"	VDD-18.0V		VDD-6.0V	V	
	Operating Current	I _{OUT1}	VDD=3V, V _{LCD} =12V		T.B.D.	T.B.D.	uA	11
		I _{OUT2}	COM/SEG Terminals Open		T.B.D.	T.B.D.		
		I _{OUT3}	No Access Display Checkered pattern		T.B.D.	T.B.D.		
	Voltage Reg.	V _{REG} %	VDD=3V,Ta=25°C, V _{REG} =4F to FFH			T.B.D.	%	12

Note 5) NJU6679 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of the D0 to D7 terminals.

Note 7) R_{ON} is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,11) Apply to current after "LCD Driving Voltage Set".

Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.

Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I_{DD1X}.

Note 10) LCD driving voltage V₅ can be adjusted within the voltage follower operating range.


Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.

SYMBOL	Status		Operating Condition				External Voltage Supply (Input Terminal)
	T ₁	T ₂	Internal Oscillator	Voltage Booster	Voltage Adjustment	Voltage Follower	
I _{OUT1}	L	*	Validity	Validity	Validity	Validity	Unuse
I _{OUT2}	H	L	Validity	Invalidity	Validity	Validity	Use(V _{OUT})
I _{OUT3}	H	H	Validity	Invalidity	Invalidity	Validity	Use(V _{OUT} ,V ₅)

(* = Don't Care)

Note 12) Apply to the precision of the voltage between VDD and V₅ with EVR function.

MEASUREMENT BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS (2)

(VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	tR	$\overline{\text{RES}}$ Terminal	1.0			us	13
Reset "L" Level Pulse Width	tRW	$\overline{\text{RES}}$ Terminal	10			us	14

Note 13) Specified from the rising edge of $\overline{\text{RES}}$ to finish the internal circuit reset.

Note 14) Specified minimum pulse width of $\overline{\text{RES}}$ signal. Over than tRW "L" input should be required for correct reset operation.

■ BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)




(VDD=2.7V to 3.3V, Ta=-30 to +80°C)

P A R A M E T E R		S Y M B O L	M I N.	T Y P.	M A X.	C O N D I T I O N	U N I T
Address Hold Time	A0, \overline{CS}	tAH8		10			ns
Address Set Up Time	A0, \overline{CS} Terminals	tAW8		0			ns
System Cycle Time	WR	tCYC8 (W)		220			ns
	RD	tCYC8 (R)		350			ns
Control Pulse Width	WR, "L"	tCCL(W)		50			ns
	RD, "L"	tCCL(R)		200			ns
	"H"	tCCH		160			ns
Data Set Up Time	D0 to D7 Terminals	tDS8		35			ns
Data Hold Time		tDH8		15			ns
Access Time		tACC8		120		CL=100pF	ns
Output Disable Time		tCH8		15			ns
Rise Time, Fall Time	\overline{CS} , WR, RD, A0, D0 to D7 Terminals	tr, tf		15			ns

Note 15) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 16) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Read/Write operation sequence (68 Type MPU)



(VDD=2.7V to 3.3V, Ta=-30 to +80°C)


PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time	A0, \overline{CS} , R/W Terminals	tAH6		10			ns
Address Set Up Time		tAW6		0			ns
System Cycle Time(W)		tCYC6(W)		220			ns
System Cycle Time(R)		tCYC6(R)		350			ns
Enable Pulse Width	Read "H"	E Terminal	tEWH	200			ns
	Write "H"			50			ns
	"L"			160			
Data Set Up Time	Do to D7 Terminals	tDS6		35			ns
Data Hold Time		tDH6		15			ns
Access Time		tACC6		150		CL=100pF	ns
Output Disable Time		tOH6		20			ns
Rise Time, Fall Time	A0, \overline{CS} , R/W, E, Do to D7 Terminals	tr, tf		15			ns

Note 17) tCYC6 indicates the E signal cycle during the \overline{CS} activation period. The System Cycle Time must be required after \overline{CS} becomes active.

Note 18) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Write operation sequence (Serial Interface)




(V_{DD}=2.7V to 3.3V, T_a=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	tSCYC		60			ns
SCL "H" pulse width		tSHW		30			ns
SCL "L" pulse width		tSLW		30			ns
Address Set Up Time	A0 Terminal	tsAS		0			ns
Address Hold Time		tSAH		150			ns
Data Set Up Time	SI Terminal	tSDS		25			ns
Data Hold Time		tSDH		10			ns
$\overline{\text{CS}}$ -SCL Time	$\overline{\text{CS}}$ Terminal	tCSS		10			ns
		tCSH		300			ns
Rise Time, Fall Time	SCL, A0, $\overline{\text{CS}}$, SI Terminals	t _r , t _f		15			ns

Note 20) Rise time (t_r) and fall time (t_f) of input signal should be less than 15ns.

Note 21) Each timing is specified based on 0.2xV_{DD} and 0.8xV_{DD}.

Note 22) In case of instruction set continuously, it is required to wait more than 450ns between the instruction and next as follows.



■ LCD DRIVING WAVEFORM




Fig.7


■ APPLICATION CIRCUIT

- Microprocessor Interface Example


The NJU6679 interfaces to 80 type or 68 type MPU directly.

And the serial interface also communicate with MPU.


- 80 Type MPU




- 68 Type MPU



- Serial Interface



■ LCD Panel Interface Example



■ CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.