SN54世8668, SN54世8669, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

SDLS192 - APRIL 1977 - REVISED MARCH 1988

LS668 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS (LS669 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS

Programmable Look-Ahead Up/Down Binary/Decade Counters


- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

TYPE	TYPICAL I		TYPICAL
1175	COUNTING	COUNTING	POWER
	UP	DOWN	DISSIPATION
'LS 668, 'LS 669	32 MHz	32 MHz	100 mW


description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS668 are decade counters and the 'LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

SN54LS668, SN54LS669 . . . J OR W PACKAGE SN74LS668, SN74LS669 . . . D OR N PACKAGE (TOP VIEW)



SN54LS668, SN54LS669 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse when the count is maximum counting up or zero counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable \overline{T} , enable \overline{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS668 and 'LS669 are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents I_IH and I_IL, and all buffered outputs.



logic diagram (positive logic) SN54LS668, SN74LS668, DECADE COUNTERS CLOCK (2) (14) QA LOAD (9) ENABLE (7) ENABLE (10) (13) QB DATA A (3) DATA B (4) (12) Q_C DATA C (5) (11)_{QD} DATA D (6) (15) RCO Pin numbers shown are for D, J, N, and W packages.



logic diagram (positive logic) (continued) SN54LS669, SN74LS669, BINARY COUNTERS CLOCK (2) (14)_{QA} U/D (1) LOAD (9) ENABLE (7) ENABLE (10) (13) Q_B DATA A (3) DATA B (4) (12) Q_C 1D DATA C (5) (11) QD DATA D (6) (15) RCO

Pin numbers shown are for D, J, N, and W packages.




'LS668 DECADE COUNTERS

typical load, count, and inhibit sequences


Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.





'LS669 BINARY COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen

logic symbol† CTRDIV16 LOAD M1 [LOAD] M2 [COUNT] U/D G3 [UP] (15) RCO G4 [DOWN] 3,5CT=15 ENT (10) 4,5CT=0 G5 (7) ENP · G6 (2) CLK 2,3,5,6+/C7 2,4,5,6-(14) QA (3) 1,7D [1] (13) OB (4) [2] (12) QC В٠ (5)

[4]

[8]


(11) QD

[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

(6)

c-







SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

SDLS192 - APRIL 1977 - REVISED MARCH 1988

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		 	7 V
Input voltage		 	7 V
Operating free-air temperature range:	SN54LS668, SN54LS669	 	-55°C to 125°C
	SN74LS668, SN74LS669		
Storage temperature range		 	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			154LS6 154LS6			74LS 60		UNIT
		MIN	NOM	MAX,	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH		1		-400			-400	μА
Low-level output current, IOL				4			8	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock pulse, tw(clock) (high or lov	v) (see Figure 1)	20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, tsu (see Figure 1)	ENP or ENT	40			40			١
Social time, tsu (see) iguie 17	LOAD	30			30			ns
	U/D	45			45			
Hold time at any input with respect to cloc	k, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ER	TEST CON	IDITIONS [†]		154LS61		1	174LS6		UNIT
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX]
VIH	High-level input voltage				2			2			V
٧ıL	Low-level input voltage						0.7			8.0	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
Voн	High-level output voltag	е	V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5	3.4	138	2.7	3.4		V
Voi	Low-level output voltag	e	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
-02			V _{IL} = V _{IL} max	10L = 8 mA					0.35	0.5]
1	Input current	A, B, C, D, P, U/D					0.1			0.1	
4	at maximum	Clock, T	VCC = MAX,	V ₁ = 7 V			0.1			0,1	mA
	input voltage	LOAD					0.2			0.2	
	High-level	A, B, C, D, P, U/D					20			20	
ΉΗ	input current	Clock, T	VCC = MAX,	$V_1 = 2.7 \text{ V}$			20			20	μА
	mpat carrent	LOAD					40			40	1
	Low-level	A, B, C, D, \overline{P} , U/ \overline{D}		,		,	-0.4			-0.4	
HL	input current	Clock, T	V _{CC} = MAX,	$V_1 = 0.4 \ V$			0.4			-0.4	mA
	mput current	LOAD					-0.8			-0.8	1 '
los	Short-circuit output cur	rent §	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX,	See Note 2		20	34		20	34	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: 1_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	דומט
f _{max}				25	32		MHz
[†] PLH	CLK	RCO			26	40	
tPHL	OLK	1100	0 - 15 - 5		40	60	ns
^t PLH	CLK	Any	C _L = 15 pF,		18	27	
^t PHL	CLK	a	$R_L = 2 k\Omega$,		18	27	ns
t _{PLH}	ENT	RCO	See Figures 2 and 3		11	17	
^t PHL	CIVI	1100			29	45	ns
tpLH#	=	U/D RCO	1		22՝	35	1
t _{PHL} #	0/0	HCU			26	40	ns

[¶] f_{max} = Maximum clock frequency.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpLH = propagation delay time, low-to-high-level output.


tpHL = propagation delay time, high-to-low-level output.


[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

SDLS192 - APRIL 1977 - REVISED MARCH 1988

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .										•	٠			٠	•	•		٠			•	/ \	/
Input voltage																						7 \	/
Operating free-air temperature range:	SN	54	LS	66	38.	SN	54	LS	369										-5	5°C	to	125°(3
Operating were an itemperature and	SN	174	LS	66	88.	SN	74	LS	669											0°	C to	70°0	3
Storage temperature range																			6	5°C	to	150°	3

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			154LS6 154LS6		1	74LS 60		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μΑ
Low-level output current, IOL				4			8	mA
Clock frequency, f _{clock}	-	0		25	0		25	MHz
Width of clock pulse, tw(clock) (high or low	ν) (see Figure 1)	20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, t _{su} (see Figure 1)	ENP or ENT	40			40			ns
Setup time, t _{su} (see Figure 1)	LOAD	30			30] '''
	U/D	45			45			
Hold time at any input with respect to clo	ck, t _h (see Figure 1)	0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C



SDLS192 - APRIL 1977 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	ER .	TEST CON	DITIONS [†]		154LS66 154LS66			174LS6 174LS6		UNIT
					MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			٧
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
۷он	High-level output voltag	е	V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5	3.4		2.7	3.4		٧
\/-·	Law level autout valtas		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	#	VIL = VIL max	10L = 8 mA					0.35	0.5	
	Input current	A, B, C, D, \overline{P} , U/ \overline{D}					0.1			0.1	
Iş	at maximum	Clock, T	VCC = MAX,	V ₁ = 7 V			0.1			0.1	mA
	input voltage	LOAD					0.2			0.2]
	Mak to at	A, B, C, D, P, U/D					20			20	
Iн	High-level	Clock, T	V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μА
	input current	LOAD					40			40	
	L - L	A, B, C, D, P, U/D		•			-0.4			-0.4	
11L	Low-level	Clock, T	VCC = MAX,	$V_I = 0.4 V$			-0.4			-0.4	mA:
	input current	LOAD	1				-0.8			-0.8	
los	Short-circuit output cur	rent§	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		VCC = MAX,	See Note 2		20	34	T	20	34	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	32		MHz
tPLH	CLK	RCO	1		26	40	ns
tPHL t	OLIN	1100	C _L = 15 pF,		40	60] "
t _{PLH}	CLK	Any	$R_L = 2 k\Omega$,		18	27	ns
[†] PHL	CLK	Q	See Figures 2 and 3		18	27	_ ''' `
^t PLH	ENT	RCO	Jee 1 iguites 2 and 3		11	17	ns
^t PHL	EiAI	1.00	·		29	45] ""
t _{PLH} #	=	RCO	7		22	35	ns
t _{PHL} #	U/D	ACO			26	40	

 $¹_{f_{max}}$ = Maximum clock frequency.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


SDLS192 - APRIL 1977 - REVISED MARCH 1988



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

B. $V_{ref} = 1.3 V$.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

- B. tp_H and tpHL from enable T input to ripple carry output assume that the counter is at the maximum count (QA and QD high for 'LS668, all Q outputs high for 'LS669).
- C. $V_{ref} = 1.3 V$.
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668, or 15 for 'LS669) the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



PARAMETER MEASUREMENT INFORMATION



UP-COUNT VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leqslant 1 MHz, duty cycle \leqslant 50%, Z_{out} \approx 50 Ω ,

- $t_r \le 15$ ns, $t_f \le 6$ ns. Vary PRR to measure f_{max} .

 B. Outputs Q_D and carry are tested at t_{n+10} for the 'LS668, and at t_{n+16} for the 'LS669, where t_n is the bit-time when all outputs are low.
- C. $V_{ref} = 1.3 V$.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated