OKI Semiconductor

MSM6690

ROM Interface IC

GENERAL DESCRIPTION

The MSM6690 can drive three devices of 131,072 x 8-bit EPROM or Mask ROM.

The MSM6690 contains a built-in internal address generator circuit and one external clock input that enables contiued serial read operations. The internal address counter is automatically incremented by one each read operation. The external serial address input allows 1,024 words to be addressed in the X-direction, and 1,024 words in the Y-direction.

*   ROM is selected through $\overline{CS1}$, $\overline{CS2}$ and $\overline{CS3}$ pins.

FEATURES

• Capable of driving three devices of 1 Mbit EPROM
• Capable of driving three devices of 1 Mbit Mask ROM
• Supply voltage   : Single 5 V
• Package options   : 42-pin plastic DIP (DIP42-P-600) (Product name: MSM6690RS)
                          44-pin plastic QFP (QFP44-P-910-2K) (Product name: MSM6690GS-2K)

*   Available combinations

|	
MSM6388/6588	MSM6688/6788/6789A
+	+
MSM6389/6587/6586	(MSM6684/6685)
+	+
MSM6690	MSM6690
+	+
ROM	ROM

Note: When driving the MSM6690 with the MSM6388 or the MSM6588, a serial register (MSM6389, MSM6688 or MSM6586) is required.
        In the case of the MSM6688, MSM6788 and MSM6789A, a playback system can be constructed without a serial register (MSM6684 or MSM6685).

5

BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)

Left	Pin		Pin	Right
DOUT	1		42	V_{DD}
TEST01	2		41	SADX
TEST02	3		40	SADY
TEST	4		39	$\overline{SASX}$
$\overline{TAS}$	5		38	$\overline{SASY}$
$\overline{RDCK}$	6		37	$\overline{CS3}$
A16	7		36	$\overline{CS2}$
A15	8		35	$\overline{CS1}$
A12	9		34	A14
A7	10		33	A13
A6	11		32	A8
A5	12		31	A9
A4	13		30	A11
A3	14		29	A10
A2	15		28	$\overline{CE2}$
A1	16		27	$\overline{CE3}$
A0	17		26	D7
D0	18		25	D6
D1	19		24	D5
D2	20		23	D4
GND	21		22	D3

42-Pin Plastic DIP

5

PIN CONFIGURATION (TOP VIEW) (Continued)

44-Pin Plastic QFP

PIN DESCRIPTIONS

Symbol	Type	Description
V$_{DD}$	—	Power Supply
GND	—	Ground
SADX	I	(SERIAL ADDRESS) Starting X address. 1024 words are addressed, and 1024 address data can be input as serial data of 10 bit (AX0 to AX9) via SADX pin.
SADY	I	(SERIAL ADDRESS) Starting Y address. 1024 words are addressed, and 1024 address data can be input as serial data of 10 bit (AY0 to AY9) via SADY pin.
$\overline{SASX}$	I	(SERIAL ADDRESS STROBE) Clock to load X address's serial address data to internal register.
$\overline{SASY}$	I	(SERIAL ADDRESS STROBE) Clock to load Y address's serial address data to internal register.
$\overline{TAS}$	I	(TRANSFER ADDRESS STROBE) Serial address data loaded in address register, to internal address counter. X address and Y address data are loaded at fall of $\overline{TAS}$ pin.
$\overline{RDCK}$	I	(READ CLOCK) Clock to read data in data register. Internal operation starts on falling edge of $\overline{RDCK}$, and data in the data register is output via DOUT pin. And internal address counter is automatically incremented by one due to the falling of $\overline{RDCK}$.
DOUT	O	(DATA OUT) In case $\overline{CS1}$, $\overline{CS2}$ and $\overline{CS3}$ are all at "H" level, or $\overline{RDCK}$ is at "H" level data output pin is always at high impedance state. When "H" level data or "L" level data is read out, output pin is set to "H" level or "L" level and its read data is kept until $\overline{RDCK}$ turns to "H" level.
$\overline{CS1}$ $\overline{CS2}$ $\overline{CS3}$	I	(CHIP SELECT) Three ROMS selection. | $\overline{CS1}$	$\overline{CS2}$	$\overline{CS3}$	$\overline{CE2}$	$\overline{CE3}$
---	---	---	---	---
L	—	—	H	H
H	L	—	L	H
H	H	L	H	L
H	H	H	H	H	 When $\overline{CS1}$, $\overline{CS2}$ and $\overline{CS3}$ are all set to "H" level, all input/output pins become disabled. By use of these pins, three ROM data output pins can be connected in parallel.
$\overline{CE2}$ $\overline{CE3}$	O	(CHIP ENABLE) ROM enable. Connect it to ROM's $\overline{CE}$.
A0 - A16	O	(ADDRESS OUT) ROM address.
D0 - D7	I	(DATA IN) ROM data.
TEST	I	IC test. Input "L" level data.
TEST01 TEST02	O	IC test. Set to open.

5

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}		−0.3 to +7.0	V
Input Voltage	V_I	Ta = 25°C	−0.3 to V_{DD}+0.3	V
Output Voltage	V_O	Typical:	−0.3 to V_{DD}+0.3	V
Input Current	I_I	GND = 0 V	−10 to +10	mA
Output Current	I_O		−20 to +20	mA
Storage Temperature	T_{STG}	—	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

(GND = 0 V)

| Parameter	Symbol	Range	Unit
Power Supply Voltage	V_{DD}	+3.0 to +6.0	V
Operating Temperature	T_{op}	−40 to +85	°C

5

ELECTRICAL CHARACTERISTICS

DC Characteristics

(V_{DD} = 5.0 V ± 10%, GND = 0 V, Ta = −40 to +85°C)

| Parameter	Symbol	Condition	Min.	Typ.*	Max.	Unit
"H" level Input Voltage	V_{IH}	CMOS level input	3.5	—	V_{DD}+0.3	V
"L" level Input Voltage	V_{IL}	CMOS level input	−0.3	—	1.5	V
"H" level Input Current	I_{IH}	$V_{IH} = V_{DD}$	—	0.01	10	µA
"L" level Input Current	I_{IL}	V_{IL} = GND	−10	−0.01	—	µA
3-state Output Leak Current	I_{OZH}	$V_{OH} = V_{DD}$	—	0.01	10	µA
(with open drain output)	I_{OZL}	V_{OL} = GND	−10	−0.01	—	µA
"H" level Output Voltage	V_{OH}	I_{OH} = −5.0 mA	2.4	4.2	V_{DD}	V
"L" level Output Voltage	V_{OL}	I_{OL} = 5.0 mA	GND	0.24	0.5	V
Supply Current at Standby	I_{DS}	Output open $V_{IH} = V_{DD}$ V_{IL} = GND	—	0.1	100	µA
Supply Current at Operating	I_{DD}	—	—	—	2	mA

*   Typical operation is with V_{DD} = 5.0 V, Ta = 25°C

APPLICATION CIRCUITS

Example of application circuit where MSM6388/6588,a 1-Mbit serial register, and three 1-Mbit EPROMs are connected.

APPLICATION CIRCUITS (Continued)

**Example of application circuit where MSM6688/6789A
and four 1-Mbit EPROMs are connected.**