

CY7C1352F

# 4-Mbit (256Kx18) Pipelined SRAM with NoBL™ Architecture

#### **Features**

- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Byte Write capability
- 256K x 18 common I/O architecture
- Single 3.3V power supply
- 2.5V / 3.3V I/O Operation
- · Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
  - 2.6 ns (for 225-MHz device)
  - 2.8 ns (for 200-MHz device)
  - 3.5 ns (for 166-MHz device)
  - 4.0 ns (for 133-MHz device)
  - 4.5 ns (for 100-MHz device)
- Clock Enable (CEN) pin to suspend operation
- Synchronous self-timed writes

lf.dzsc.com

- Asynchronous output enable (OE)
- JEDEC-standard 100 TQFP package
- · Burst Capability—linear or interleaved burst order
- "ZZ" Sleep Mode Option and Stop Clock option


# Functional Description[1]

The CY7C1352F is a 3.3V, 256K x 18 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1352F is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent Write/Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which, when deasserted, suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 2.8 ns (200-MHz device)

Write operations are controlled by the two Byte Write Select  $(BW_{[A:B]})$  and a Write Enable  $(\overline{WE})$  input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable (OE) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.



practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




## **Selection Guide**

	250 MHz	225 MHz	200 MHz	166 MHz	133 MHz	100 MHz	Unit
Maximum Access Time	2.6	2.6	2.8	3.5	4.0	4.5	ns
Maximum Operating Current	325	290	265	240	225	205	mA
Maximum CMOS Standby Current	40	40	40	40	40	40	mA

Shaded area contains advance information. Please contact your local Cypress sales representative for availability of these parts.

# **Pin Configuration**





# **Pin Definitions**

Name	TQFP	I/O	Description
A0, A1, A	37,36,32, 33,34,35, 44,45,46, 47,48,49, 50,80,81, 82,99,100	Input- Synchronous	<b>Address Inputs used to select one of the 256K address locations</b> . Sampled at the rising edge of the CLK. A <sub>[1:0]</sub> are fed to the two-bit burst counter.
BW <sub>[A:B]</sub>	93,94	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	88	Input- Synchronous	<b>Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	85	Input- Synchronous	Advance/Load Input. Used to <u>advance</u> the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	89	Input-Clock	Clock Input. <u>Used</u> to capture all synchronous <u>inputs</u> to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	98	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	97	Input- Synchronous	<b>Chip Enable 2 Input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select/deselect the device.
CE <sub>3</sub>	92	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
ŌĒ	86	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the DQ pins are allowed to behave as outputs. When deasserted HIGH, DQ pins are three-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	87	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the <u>SRAM</u> . When deasserted HIGH the <u>Clock</u> signal is masked. Since deasserting <u>CEN</u> does not deselect the device, <u>CEN</u> can be used to extend the previous cycle when required.
ZZ	64	Input- Asynchronous	ZZ "sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	58,59,62, 63,68,69, 72,73, 8,9,12,13, 18,19,22, 23	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the address <u>during</u> the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_s$ and $DQP_{[A:B]}$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:B]</sub>	74,24	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, thes <u>e sig</u> nals are identical to $DQ_s$ . During write sequences, $DQP_{[A:B]}$ is controlled by $BW_{[A:B]}$ correspondingly.
MODE	31	Input Strap pin	Mode Input. Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.
$V_{DD}$	15,41,65, 91	Power Supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	4,11,20,27,54,6 1,70, 77	I/O Power Supply	Power supply for the I/O circuitry.



### Pin Definitions (continued)

Name	TQFP	I/O	Description	
V <sub>SS</sub>	5,10,17,21,26,4 0,55, 60,67,71, 76,90	Ground	Ground for the device.	
NC	1,2,3,6,7, 14,16,25, 28,29,30, 38,39,42, 43,51,52, 53,56,57, 66,75,78, 79,83,84, 95,96		No Connects. Not internally connected to the die.	

#### **Functional Overview**

The CY7C1352F is a synchronous-pipelined Burst SRAM designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The  $\underline{\text{clock}}$  signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states  $\underline{\text{are }}$  maintained. All synchronous operations are qualified with  $\overline{\text{CEN}}$ . All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t\_CO) is 2.8 ns (200-MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE).  $\overline{BW}_{[A:B]}$  can be used to conduct byte write operations.

Write operations are qualified by the Write Enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus, provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent

operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

#### **Burst Read Accesses**

The CY7C1352F has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQs and DQP $_{\text{[A:B]}}$ . In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQs and DQP  $_{[A:B]}$  (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

<u>The</u> data written during the Write operation is controlled by  $\overline{BW}_{[A:B]}$  signals. The CY7C1352F provides byte write capability that is described in the Write Cycle Description table. Asserting the <u>Write</u> Enable input ( $\overline{WE}$ ) with the selected Byte Write Select ( $\overline{BW}_{[A:B]}$ ) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write



mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1352F is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable (OE) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:B]</sub> inputs. Doing so will three-state the output drivers. As a safety precaution, DQs and  $\mathsf{DQP}_{\mathsf{[A:B]}}$  are automatically three-stated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1352F has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ( $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$ ) and  $\overline{WE}$  inputs are ignored and the burst counter is incremented. The correct BW<sub>[A:B]</sub> inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed.

Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE1, CE2, and CE3, must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

## Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

**Truth Table** [2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	CE	ZZ	ADV/LD	WE	BW <sub>x</sub>	ŌE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Χ	L	L-H	three-state
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	three-state
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	three-state
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	three-state
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	three-state

#### Notes:

- 2. X="Don't Care." H= Logic HIGH, L =Logic LOW.  $\overline{\text{CE}}$  stands for ALL Chip Enables active.  $\overline{\text{BW}}_{X}$  = 0 signifies at least one Byte Write Select is active,  $\overline{\text{BW}}_{X}$  = Valid
- signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

  3. Write is defined by  $\overline{BW}_{[A:B]}$ , and  $\overline{WE}$ . See Write Cycle Descriptions table.

  4. When a write cycle is detected, all I/Os are three-stated, even during byte writes.
- 5. The DQ and DQP pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
- CEN = H, inserts wait states.
- 7. Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:B]</sub> = Three-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:B]</sub> = data when OE is active.



# **Truth Table** [2, 3, 4, 5, 6, 7, 8] (continued)

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	OE	CEN	CLK	DQ
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	three-state
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	_
SNOOZE MODE	None	Χ	Н	Х	Х	Х	Χ	X	Х	three-state

# Truth Table for Read/Write [2,3]

Function	WE	BW <sub>B</sub>	BWA
Read	Н	Х	Х
Write – No bytes written	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	L	Н
Write All Bytes	L	L	L

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit snooze current	This parameter is sampled	0		ns



## **Maximum Ratings**

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>	V <sub>DDQ</sub>
Com'l	0°C to +70°C	3.3V - 5%/+10%	
Ind'I	-40°C to +85°C		to V <sub>DD</sub>

# Electrical Characteristics Over the Operating Range<sup>[9, 10]</sup>

DC Input Voltage ......-0.5V to  $V_{DD}$  + 0.5V

Parameter	Description	Test Co	nditions	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage			2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm DDQ}$ = 3.3V, $V_{\rm DD}$ = Min., $I_{\rm OH}$	<sub>I</sub> = -4.0 mA	2.4		V
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OH}$	<sub>I</sub> = –2.0 mA	2.0		V
$V_{OL}$	Output LOW Voltage	$V_{\rm DDQ}$ = 3.3V, $V_{\rm DD}$ = Min., $I_{\rm OL}$	= 8.0 mA		0.4	V
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OL}$	= 2.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[9]</sup>	V <sub>DDQ</sub> = 3.3V		2.0	V <sub>DD</sub> + 0.3V	V
		V <sub>DDQ</sub> = 2.5V		1.7	V <sub>DD</sub> + 0.3V	V
$V_{\rm IL}$	Input LOW Voltage <sup>[9]</sup>	V <sub>DDQ</sub> = 3.3V		-0.3	0.8	V
		V <sub>DDQ</sub> = 2.5V		-0.3	0.7	V
I <sub>X</sub>	Input Load Current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$		-5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μА
		Input = V <sub>DD</sub>			5	μА
	Input Current of ZZ	Input = V <sub>SS</sub>		-5		μА
		Input = V <sub>DD</sub>			30	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Dis	abled	-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4-ns cycle, 250 MHz		325	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	4.4-ns cycle, 225 MHz		290	mA
			5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 166 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
			10-ns cycle, 100MHz		205	mA



# **Electrical Characteristics** Over the Operating Range<sup>[9, 10]</sup> (continued)

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	4-ns cycle, 250 MHz		120	mA
	Power-Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	4.4-ns cycle, 225 MHz		115	mA
	Ourient—TTE inputs	I - IMAX - I/ICYC	5-ns cycle, 200 MHz		110	mA
			6-ns cycle, 166 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mA
			10-ns cycle, 100 MHz		80	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speeds		40	mA
I <sub>SB3</sub>	Automatic CE		4-ns cycle, 250 MHz		105	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V$	4.4-ns cycle, 225 MHz		100	mA
	Current Owico inputs	I - IMAX - INCYC	5-ns cycle, 200 MHz		95	mA
			6-ns cycle, 166 MHz		85	mA
			7.5-ns cycle, 133 MHz		75	mA
			10-ns cycle, 100 MHz		65	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds		45	mA

Shaded areas contain advance information.

# Thermal Resistance<sup>[11]</sup>

Parameter	Description	Test Conditions	TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	41.83	°C/W
ΘJC	Thermal Resistance (Junction to Case)	EIA / JESD51.	9.99	°C/W

# Capacitance<sup>[11]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	V <sub>DD</sub> = 3.3V, V <sub>DDQ</sub> = 3.3V	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	ν <sub>DDQ</sub> – 3.3 ν	5	pF



### **AC Test Loads and Waveforms**

#### 3.3V I/O Test Load 1ns $R = 317\Omega$ 3.3V OUTPUT • ALL INPUT PULSES OUTPUT a 90% $R_L = 50\Omega$ 5 pF $R = 351\Omega$ $V_{L} = 1.5V$ INCLUDING = JIG AND (c) (a) (b) **SCOPE**

#### 2.5V I/O Test Load



#### Notes:

- 9. Overshoot: VIH(AC) < VDD +1.5V (Pulse width less than tcyc/2), undershoot: VIL(AC)> -2V (Pulse width less than tcyc/2).

  10. T<sub>Power-up</sub>: Assumes a linear ramp from 0V to VDD (min.) within 200ms. During this time VIH < VDD and VDDQ < VDD.

  11. Tested initially and after any design or process changes that may affect these parameters.

# Switching Characteristics Over the Operating Range<sup>[12, 13, 14, 15, 16, 17]</sup>

		250 MHz		225	MHz	200	MHz	166 MHz		133 MHz		100 MHz		
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first Access <sup>[12]</sup>	1		1		1		1		1		1		ms
Clock							•						•	
t <sub>CYC</sub>	Clock Cycle Time	4.0		4.4		5.0		6.0		7.5		10		ns
t <sub>CH</sub>	Clock HIGH	1.7		2.0		2.0		2.5		3.0		3.5		ns
t <sub>CL</sub>	Clock LOW	1.7		2.0		2.0		2.5		3.0		3.5		ns
<b>Output Tim</b>	es						•						•	
$t_{CO}$	Data Output Valid After CLK Rise		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.0		1.0		2.0		2.0		2.0		ns
t <sub>CLZ</sub>		0		0		0		0		0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[13, 14, 15]</sup>		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		2.6		2.6		2.8		3.5		4.0		4.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[13, 14, 15]</sup>	0		0		0		0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z[13, 14, 15]		2.6		2.6		2.8		3.5		4.0		4.5	ns
Set-up Time	es						•			•			•	
t <sub>AS</sub>	Address Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
tchz tchz toev toelz toehz <b>Set-up Time</b>	Clock to Low-Z <sup>[13, 14, 15]</sup> Clock to High-Z <sup>[13, 14, 15]</sup> OE LOW to Output Valid OE LOW to Output Low-Z <sup>[13, 14, 15]</sup> OE HIGH to Output High-Z <sup>[13, 14, 15]</sup> Fimes		2.6	0	2.6	0	2.8	0	3.5	0	4.0	0	4.5	

Shaded areas contain advance information.

#### Notes:

- 12. This part has a voltage regulator internally; tpower is the time that the power needs to be supplied above VDD minimum initially before a read or write operation can be initiated.
- t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
   At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve Three-state prior to Low-Z under the same system conditions.
- 15. This parameter is sampled and not 100% tested.
- 16. Timing reference level is 1.5V when  $V_{DDQ}$  = 3.3V and is 1.25V when  $V_{DDQ}$  = 2.5V.
- 17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.




# Switching Characteristics Over the Operating Range<sup>[12, 13, 14, 15, 16, 17]</sup> (continued)

		250 MHz		225	25 MHz 200 MHz		166 MHz		133 MHz		100 MHz			
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>WES</sub>	GW, BW <sub>[A:B]</sub> Set-Up Before CLK Rise			1.2		1.2		1.5		1.5		1.5		ns
t <sub>CENS</sub>	CEN Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Set-Up Before CLK Rise	8.0		1.2		1.2		1.5		1.5		1.5		ns
<b>Hold Times</b>							ı					ı		
t <sub>AH</sub>	Address Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>WEH</sub>	GW, BW <sub>[A:B]</sub> Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns

# **Switching Waveforms**

# Read/Write Timing<sup>[18, 19, 20]</sup>



#### Note:

DON'T CARE

UNDEFINED

20. Order of the Burst sequence is determined by the status of the MODE (0= Linear, 1= Interleaved). Burst operations are optional.


<sup>18.</sup> For this waveform ZZ is tied low.

<sup>19.</sup> When  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.




## Switching Waveforms (continued)

# NOP, STALL, and DESELECT Cycles<sup>[18, 19, 21]</sup>





# **ZZ** Mode Timing[22, 23]



#### Notes

- 21. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.
- 22. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
- 23. DQs are in high-Z when exiting ZZ sleep mode.



## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1352F-250AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-250AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
225	CY7C1352F-225AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-225AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
200	CY7C1352F-200AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-200AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
166	CY7C1352F-166AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-166AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
133	CY7C1352F-133AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-133AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
100	CY7C1352F-100AC	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1352F-100AI	A101	100-Lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial

Shaded areas contain advance information. Please contact your local cypress sales representative to order parts that are not listed in the ordering information table.

## **Package Diagram**

### 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

# DIMENSIONS ARE IN MILLIMETERS. 16.00±0.20 14.00±0.10 1.40±0.05 0.30±0.08 22 00 10 20 SEE DETAIL A (8X) 0.20 MAX 160 MAX O" MIN STAND-OFF 0.05 MIN. 0.15 MAX. SEATING PLANE GAUGE PLANE R 0.08 MIN. 0.20 MAX. 0.60±0.15 20 MIN 1.00 REF -DETAIL A 51-85050-\*A

ZBT is a trademark of Integrated Device Technology. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1352F 4-Mbit (256Kx18) Pipelined SRAM with NoBL™ Architecture Document #: 38-05211 Rev. *C								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	119826	12/16/02	HGK	New Data Sheet				
*A	123116	01/18/03	RBI	Added power-up requirements to AC test loads and waveforms information				
*B	200662	See ECN	SWI	Final Data Sheet				
*C	225487	See ECN	VBL	Update Ordering Info section: unshade active part numbers.				