SCLS511 - JUNE 2003

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V<sub>CC</sub> operation.

This switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.


Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

## D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



#### RGY PACKAGE (TOP VIEW)



NC – No internal connection

#### ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
The oak	PDIP – N	Tube	SN74AHC4066N	SN74AHC4066N
	QFN – RGY	Tape and reel	SN74AHC4066RGYR	HA4066
	SOIC - D	Tube	SN74AHC4066D	AHC4066
	30IC = D	Tape and reel	SN74AHC4066DR	AHC4000
	SOP – NS	Tube	SN74AHC4066NS	AHC4066
-40°C to 85°C	30P - N3	Tape and reel	SN74AHC4066NSR	AHC4000
	SSOP – DB	Tube	SN74AHC4066DB	HA4066
	330F = DB	Tape and reel	SN74AHC4066DBR	HA4000
	TSSOP - PW	Tube	SN74AHC4066PW	HA4066
	1330P = PW	Tape and reel	SN74AHC4066PWR	ПA4000
THE PARTY	TVSOP - DGV	Tape and reel	SN74AHC4066DGVR	HA4066

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS511 - JUNE 2003

## FUNCTION TABLE (each switch)

INPUT CONTROL (C)	SWITCH
L	OFF
Н	ON

### logic diagram (positive logic)



One of Four Switches

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Switch I/O voltage range, V <sub>IO</sub> (see Notes 1 and 2)	
Control-input clamp current, $I_{IK}$ ( $V_I < 0$ )	
I/O diode current, $I_{IOK}$ ( $V_{IO} < 0$ or $V_{IO} > V_{CC}$ )	
On-state switch current, $I_T$ ( $V_{IO} = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	86°C/W
(see Note 3): DB package	
(see Note 3): DGV package	
(see Note 3): N package	80°C/W
(see Note 3): NS package	
(see Note 3): PW package	. 113°C/W
(see Note 4): RGY package	
Storage temperature range, T <sub>stg</sub> –65°	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



## SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 - JUNE 2003

### recommended operating conditions (see Note 5)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2†	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
\/	High-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V	
VIH	Tiigii-ieveriiiput voitage, control iiiputs	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
		V <sub>CC</sub> = 2 V		0.5		
\ <sub>\/</sub>	Low-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	v	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
٧ <sub>I</sub>	Control input voltage		0	5.5	V	
VIO	Input/output voltage		0	VCC	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		
TA	Operating free-air temperature		-40	85	°C	

<sup>†</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 - JUNE 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	.,	T	( = 25°C	;	MIN	MAX	UNIT
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	IVIIIV	WAX	UNII
	•	$I_T = -1 \text{ mA},$	2.3 V		38	180		225	
ron	On-state switch resistance	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub>	3 V		29	150		190	Ω
		(see Figure 1)	4.5 V		21	75		100	
	5 .	$I_T = -1 \text{ mA},$	2.3 V		143	500		600	
r <sub>on(p)</sub>	Peak on-state resistance	V <sub>I</sub> = V <sub>CC</sub> to GND,	3 V		57	180		225	Ω
	on state resistance	VC = ∧IH	4.5 V		31	100		125	
	Difference in	$I_T = -1 \text{ mA},$	2.3 V		6	30		40	
$\Delta r_{OD}$	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		3	20		30	Ω
	between switches	VC = ∧IH	4.5 V		2	15		20	
Ц	Control input current	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μΑ
I <sub>S(off)</sub>	Off-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> and V <sub>O</sub> = GND, or V <sub>I</sub> = GND and V <sub>O</sub> = V <sub>CC</sub> , V <sub>C</sub> = V <sub>IL</sub> (see Figure 2)	5.5 V			±0.1		±1	μΑ
I <sub>S(on)</sub>	On-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub> (see Figure 3)	5.5 V			±0.1		±1	μА
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20	μΑ
C <sub>ic</sub>	Control input capacitance				1.5				pF
C <sub>io</sub>	Switch input/output capacitance				5.5	_		_	pF
CF	Feed-through capacitance				0.5				pF

SCLS511 - JUNE 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

DA	RAMETER	FROM	то	TEST	T <sub>/</sub>	չ = 25°C	;	MIN	MAX	UNIT
FAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
tPLH tPHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		1.2	10		16	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		3.3	15		20	ns
tPLZ tPHZ	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		6	15		23	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		2.6	12		18	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.2	25		32	ns
<sup>†</sup> PLZ <sup>†</sup> PHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		9.6	25		32	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

DAG	RAMETER	FROM	то	TEST	T,	λ = 25°C	;	MIN	MAX	UNIT
FAI	KAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
tPLH tPHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		0.8	6		10	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		2.3	11		15	ns
<sup>t</sup> PLZ <sup>t</sup> PHZ	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		4.5	11		15	ns
tPLH tPHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		1.5	9		12	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3	18		22	ns
<sup>t</sup> PLZ <sup>t</sup> PHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		7.2	18		22	ns

## SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 - JUNE 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

DAE	RAMETER	FROM	то	TEST	T,	չ = 25°C	;	MIN	MAX	UNIT
FAI	XAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
tPLH tPHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		0.3	4		7	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		1.6	7		10	ns
<sup>t</sup> PLZ <sup>t</sup> PHZ	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		3.2	7		10	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		0.6	6		8	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.1	12		16	ns
<sup>t</sup> PLZ <sup>t</sup> PHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		5.1	12		16	ns

## analog switch characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	TO	TEST		V	T	λ = 25°C	;	LIAUT			
PARAMETER	(INPUT)	(OUTPUT	CONDITION	NS	vcc	MIN	TYP	MAX	UNIT			
_			$C_1 = 50 \text{ pF}, R_1 = 600 \Omega,$		2.3 V		30					
Frequency response (switch on)	A or B	B or A	f <sub>in</sub> = 1 MHz (sine wave)		3 V		35		MHz			
(emien en)			$20\log_{10}(V_O/V_I) = -3 \text{ dB (see Figure 6)}$		4.5 V		50					
0			0 50 = F D 000 O	2.3 V		-45						
Crosstalk (between any switches)	A or B	A or B	A or B	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)		3 V		-45		dB
(000000)			IIII = 1 IIII 12 (onto mavo) (ooo 1 igaro 1)		4.5 V		-45					
Crosstalk		A or B	0 50 = F D 000 O		2.3 V		15					
(control input to	С		A or B $\begin{array}{c} C_L = 50 \text{ pF, } R_L = 600 \Omega, \\ f_{\text{in}} = 1 \text{ MHz (square wave) (see Figure 8)} \end{array}$ $\begin{array}{c} 3 \text{ V} \\ 4.5 \text{ V} \end{array}$		3 V		20		mV			
signal output)					50							
Ford the control of the control			0 50 = F D 000 0 (	4 8 41 1-	2.3 V		-40					
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega, f$ (see Figure 9)	in = 1 MHZ	3 V		-40		dB			
(0111011 011)			(coo : .ga.c o)	-	4.5 V		-40					
			$C_L$ = 50 pF, $R_L$ = 10 kΩ,	$V_I = 2 V_{p-p}$	2.3 V		0.1					
Sine-wave distortion	A or B	B or A	f <sub>in</sub> = 1 kHz (sine wave)	$V_{I} = 2.5 V_{p-p}$	3 V		0.1		%			
			(see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1					

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER	TEST CO	TYP	UNIT		
C <sub>pd</sub> Power dissipation capacitance		$C_L = 50 \text{ pF},$	f = 10 MHz	4.5	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output





**VOLTAGE WAVEFORMS** 

Figure 5. Switching Time (tpzL, tpLZ, tpzH, tpHz), Control to Signal Output






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk (Control Input – Switch Output)






Figure 9. Feed-Through Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion





#### PACKAGE OPTION ADDENDUM

30-Mar-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74AHC4066D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74AHC4066DBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74AHC4066DGVR	ACTIVE	TVSOP	DGV	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC4066N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74AHC4066NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AHC4066PW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066RGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



## D (R-PDSO-G14)


## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.




#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265