SCLS325G - MARCH 1996 - REVISED JULY 2003

- Wide Operating Voltage Range of 2 V to 6 V
- Typical Switch Enable Time of 18 ns
- Low Power Consumption, 20-µA Max ICC
- Low Input Current of 1 µA Max
- **High Degree of Linearity**
- **High On-Off Output-Voltage Ratio**
- Low Crosstalk Between Switches
- Low On-State Impedance . . . DZSC.COM 50-Ω TYP at  $V_{CC} = 6 \text{ V}$
- Individual Switch Controls

#### D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



### description/ordering information

The SN74HC4066 is a silicon-gate CMOS quadruple analog switch designed to handle both analog and digital signals. Each switch permits signals with amplitudes of up to 6 V (peak) to be transmitted in either direction.

Each switch section has its own enable input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	SN74HC4066N	SN74HC4066N	
		Tube of 50	SN74HC4066D	カナリ	
–40°C to 85°C	SOIC - D	Reel of 2500	SN74HC4066DR	HC4066	
		Reel of 250	SN74HC4066DT	A44 A4	
	SOP - NS	Reel of 2000	SN74HC4066NSR	HC4066	
	SSOP - DB	Reel of 2000	SN74HC4066DBR	HC4066	
	-cC.C1	Tube of 90	SN74HC4066PW		
	TSSOP - PW	Reel of 2000	SN74HC4066PWR	HC4066	
		Reel of 250	SN74HC4066PWT		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each switch)

INPUT CONTROL (C)	SWITCH
101AL	OFF
Н	ON


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS325G - MARCH 1996 - REVISED JULY 2003

## logic diagram, each switch (positive logic)



One of Four Switches

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)		0.5 V to 7 V
Control-input diode current, I <sub>I</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>C</sub>	cc)	±20 mA
I/O port diode current, $I_I (V_I < 0 \text{ or } V_{I/O} > V_{CC})$		±20 mA
On-state switch current ( $V_{I/O} = 0$ to $V_{CC}$ )		
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T <sub>sta</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN74HC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS325G - MARCH 1996 - REVISED JULY 2003

## recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	2†	5	6	V	
V <sub>I/O</sub>	I/O port voltage		0		VCC	V
		V <sub>CC</sub> = 2 V	1.5		VCC	
VIΗ	High-level input voltage, control inputs	V <sub>CC</sub> = 4.5 V	3.15		VCC	V
		V <sub>CC</sub> = 6 V	4.2		VCC	
		V <sub>CC</sub> = 2 V	0		0.3	
VIL	Low-level input voltage, control inputs	V <sub>CC</sub> = 4.5 V	0		0.9	V
		V <sub>CC</sub> = 6 V	0		1.2	
		V <sub>CC</sub> = 2 V			1000	
Δt/Δν	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
				400		
TA	Operating free-air temperature		-40		85	°C

<sup>†</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS VCC		T <sub>A</sub> = 25°C			MIN MAX	UNIT		
		TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	WIAA	UNII	
			2 V		150					
r <sub>on</sub>	On-state switch resista	ance	$I_T = -1$ mA, $V_I = 0$ to $V_{CC}$ , $V_C = V_{IH}$ (see Figure 1)	4.5 V		50	85		106	Ω
			· C · III (eee : igaie :)	6 V		30				
			, , , , , , , , , , , , , , , , , , ,	2 V		320				
r <sub>on(p)</sub>	Peak on-state resistan	ce	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ , $I_T = -1$ mA	4.5 V		70	170		215	Ω
	. ,		11 - 1 1101	6 V		50				
П	Control input current		VC = 0 or $VCC$	6 V		±0.1	±100		±1000	nA
I <sub>soff</sub>	Off-state switch leakage current		$V_I = V_{CC}$ or 0, $V_O = V_{CC}$ or 0, $V_C = V_{IL}$ (see Figure 2)	6 V			±0.1		±5	μΑ
I <sub>son</sub>	On-state switch leakage current		V <sub>I</sub> = V <sub>CC</sub> or 0, V <sub>C</sub> = V <sub>IH</sub> (see Figure 3)	6 V			±0.1		±5	μΑ
Icc	Supply current		$V_I = 0$ or $V_{CC}$ , $I_O = 0$	6 V			2		20	μΑ
C.	C <sub>i</sub> Input capacitance A or B C			5 V		9				»E
				5 V		3	10		10	pF
Cf	Feed-through capacitance	A to B	V <sub>I</sub> = 0			0.5				pF
Co	Output capacitance	A or B		5 V		9				pF



NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74HC4066 **QUADRUPLE BILATERAL ANALOG SWITCH**

SCLS325G - MARCH 1996 - REVISED JULY 2003

## switching characteristics over recommended operating free-air temperature range

BA	RAMETER	FROM	то	TEST	Vaa	T <sub>A</sub> = 25°C		;	MIN MAX		UNIT							
FA	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	VCC	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT							
					2 V		10	60		75								
tPLH,	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF (see Figure 4)	4.5 V		4	12		15	ns							
, PRIL	dolay iiiilo			(See Figure 4)	6 V		3	10		13								
				$R_L = 1 k\Omega$ ,	2 V		70	180		225								
tPZH, tPZL	Switch turn-on time	С	A or B	$C_{L} = 50 \text{ pF}$	4.5 V		21	36		45	ns							
L'PZL	tarri ori time			(see Figure 5)	6 V		18	31		38								
				$R_L = 1 k\Omega$ ,	2 V		50	200		250								
tPLZ, tPHZ	Switch turn-off time	С	A or B	A or B	A or B	A or B	A or B		4.5 V		25	40		50	ns			
, PRZ	tarri on timo			(see Figure 5)	6 V		22	34		43								
	Control			$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega,$	2 V		15											
fĮ	input	С	A or B	A or B	A or B	A or B $V_C = V_C$	A or B	A or B	A or B $V_C = V_{CC}$ or	C A or B	A or B $V_C = V_{CC}$ or GND,	4.5 V		30				MHz
	frequency			$V_O = V_{CC}/2$ (see Figure 6)			30											
	Control feed-through		$ R_{in}  = RL = 000  SZ,$	4.5 V		15				mV								
	noise	С	A or B	$V_C = V_{CC}$ or GND, $f_{in} = 1$ MHz (see Figure 7)	6 V		20				(rms)							

# operating characteristics, $V_{CC}$ = 4.5 V, $T_A$ = 25 $^{\circ}C$

	PARAMETER	TEST C	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF,	f = 1 MHz	45	pF
	Minimum through bandwidth, A to B or B to $A^{\dagger}$ [20 log $(V_O/V_I)$ ] = -3 dB	$C_L = 50 \text{ pF},$ $V_C = V_{CC}$	$R_L = 600 \Omega$ , (see Figure 8)	30	MHz
	Crosstalk between any switches‡	$C_L = 10 pF,$ $f_{in} = 1 MHz$	$R_L$ = 50 Ω, (see Figure 9)	45	dB
	Feed through, switch off, A to B or B to A‡	$C_L = 50 \text{ pF},$ $f_{in} = 1 \text{ MHz}$	$R_L = 600 \Omega$ , (see Figure 10)	42	dB
	Amplitude distortion rate, A to B or B to A	C <sub>L</sub> = 50 pF, f <sub>in</sub> = 1 kHz	$R_L$ = 10 kΩ, (see Figure 11)	0.05%	

 $<sup>\</sup>dagger$  Adjust the input amplitude for output = 0 dBm at f = 1 MHz. Input signal must be a sine wave.  $\ddagger$  Adjust the input amplitude for input = 0 dBm at f = 1 MHz. Input signal must be a sine wave.






Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output






Figure 5. Switching Time (tpzL, tpLZ, tpzH, tpHZ), Control to Signal Output




Figure 6. Control-Input Frequency




Figure 7. Control Feed-Through Noise




Figure 8. Minimum Through Bandwidth






Figure 9. Crosstalk Between Any Two Switches




Figure 10. Feed Through, Switch Off




Figure 11. Amplitude-Distortion Rate





.com 8-Jun-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74HC4066D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC4066DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74HC4066DBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DBRE4	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DE4	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)		Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DRE4	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC4066DT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066DTE4	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC4066NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC4066NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74HC4066NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC4066PW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC4066PWE4	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC4066PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74HC4066PWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC4066PWT	ACTIVE	TSSOP	PW	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC4066PWTE4	ACTIVE	TSSOP	PW	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

8-Jun-2005

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.




## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265