## 24小时**多N罗4A**LVCH16863 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

SCES060B - DECEMBER 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 18-bit bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16863 is an 18-bit noninverting transceiver designed for synchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The SN74ALVCH16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB or OEBA) inputs.

### DGG OR DL PACKAGE (TOP VIEW)

10EAB	1		П		1
1B2	10EAB	1	U	56	10EBA
1B2	1B1 🛚	2		55	] 1A1
1B3	1B2	3		54	1A2
1B4	GND [	4		53	GND
V <sub>CC</sub>	1B3 [	5		52	] 1A3
185	1B4 🕻	6			
185	v <sub>cc</sub> [	7		50	]v <sub>cc</sub>
1B7				49	1A5
GND	1B6 🛚	9		48	1A6
1B8	1B7 🕻	10			
1B9	GND [	11		46	GND
GND	1B8 🛚	12			
GND	1B9 🛚	13			
2B1	GND	14			
2B2	GND [	15		42	GND
GND					
2B3	2B2	17		40	2A2
2B4	GND [	18			
2B5	2B3 🛚	19		38	2A3
V <sub>CC</sub>	2B4 🛚	20		37	]2A4
2B6	2B5 🛚	21		36	2A5
2B7 24 33 2A7 GND 25 32 GND 2B8 26 31 2A8 2B9 27 30 2A9	v <sub>cc</sub> [	22		35	]v <sub>cc</sub>
GND 25 32 GND 2B8 26 31 2A8 2B9 27 30 2A9	2B6 🛚	23			
2B8 26 31 2A8 2B9 27 30 2A9	2B7	24		33	2A7
2B9 27 30 2A9	GND	25			
		26			
20EAB 29 20EBA	2B9	27		30	2A9
	2OEAB	28		29	2 <mark>OEBA</mark>

To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16863 is characterized for operation from -40°C to 85°C. WWW.DZSC.GOM

#### **FUNCTION TABLE** (each 9-bit section)


INPUTS  OEAB  OEBA		ODERATION	
		OPERATION	
H		B data to A bus	
C.E.	Н	A data to B bus	
Н	Н	Isolation	

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCES060B - DECEMBER 1995 - REVISED FEBRUARY 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	İ	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage		0	Vcc	V	
Vo	Output voltage		0	Vcc	V	
	High-level output current	V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-12	A	
IOH		V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low-level output current	V <sub>CC</sub> = 2.3 V		12	1 .	
lOL		V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74ALVCH16863 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

SCES060B - DECEMBER 1995 - REVISED FEBRUARY 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN TYP <sup>†</sup> MAX	UNIT			
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -6 \text{ mA}$	2.3 V	2				
Voн		2.3 V	1.7	V			
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
		3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2				
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2				
	I <sub>OL</sub> = 4 mA	1.65 V	0.45				
l va	I <sub>OL</sub> = 6 mA	2.3 V	0.4	W			
VOL	I <sub>OL</sub> = 12 mA	2.3 V	0.7	V			
	IOL = 12 IIIA	2.7 V	0.4				
	I <sub>OL</sub> = 24 mA	3 V	0.55				
II	$V_I = V_{CC}$ or GND	3.6 V	±5	μΑ			
	V <sub>I</sub> = 0.58 V	1.65 V	25				
	V <sub>I</sub> = 1.07 V	1.65 V	-25				
	V <sub>I</sub> = 0.7 V	2.3 V	45				
I <sub>I</sub> (hold)	V <sub>I</sub> = 1.7 V	2.3 V	<b>-45</b>	μΑ			
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V	3 V	<b>-</b> 75	1			
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V	±500				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10	μΑ			
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ			
ΔlCC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750	μΑ			
Control inputs	V. Vacar CND	221/	3.5	~ F			
C <sub>i</sub> Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	6	pF			
C <sub>O</sub> Outputs	$V_O = V_{CC}$ or GND	3.3 V	7.5	pF			

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		CC = 2.5 V ± 0.2 V V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(0011 01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	§	1	4.1		4	1	3.4	ns
t <sub>en</sub>	OEAB or OEBA	A or B	§	1	5.7		5.8	1	4.7	ns
<sup>t</sup> dis	OEAB or OEBA	A or B	§	1.3	5.5		4.7	1.4	4.2	ns

<sup>§</sup> This information was not available at the time of publication.




<sup>‡</sup>This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


### operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS		V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
				TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C. 50 pF	f 40 MH=	†	21	30	pF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	f = 10 MHz	†	2	3	рг


<sup>†</sup> This information was not available at the time of publication.


# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V















NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated