查询SN74ALVCH16901供应商

捷多邦,专业PCB打样工厂,24小时**分时但在**LVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS SCES010E – JULY 1995 – REVISED FEBRUARY 1999

 Member of the Texas Instruments Widebus+[™] Family 	D	GG PACKA	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1CLKENAB [LEAB [] 1CLKENBA
 UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, 	CLKAB [1ERRA [1APAR]	3 62 4 61	CLKBA] CLKBA] 1ERRB] 1BPAR
Latched, or Clocked Mode Simultaneously Generates and Checks	GND [1A1 [] GND] 1B1
Option to Select Generate Parity and Check	1A2 [1A3 [9 56] 1B2] 1B3
or Feed-Through Data/Parity in A-to-B or B-to-A Directions	V _{CC} [1A4 [1A5 [11 54	V _{CC} 1B4 1B5
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1A6 [GND [13 52 14 51] 1B6] GND
Latch-Up Performance Exceeds 250 mA Per JESD 17	1A7 [1A8 [2A1 [16 49] 1B7] 1B8] 2B1
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	2A2 [GND [18 47 19 46] 2B2] GND
 Packaged in Thin Shrink Small-Outline Package 	2A3 [2A4 [2A5 [21 44] 2B3] 2B4] 2B5
description	V _{CC} [2A6 [23 42	V _{CC} 2B6
This 18-bit (dual-octal) noninverting registered transceiver is designed for 1.65-V to 3.6-V V _{CC} operation.	2A8 [GND [26 39 27 38	2B7 2B8 GND
The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can		29 36 30 35	2BPAR 2ERRB OEBA
generate/check parity from the two 8-bit data	SEL [2CLKENAB [-] ODD/EVEN] 2CLKENBA

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16901 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

buses in either direction.



Function Tables

FUNCTION [†]

	INPUTS									
CLKENAB	OEAB	LEAB	CLKAB	Α	В					
Х	Н	Х	Х	Х	Z					
Х	L	Н	Х	L	L					
Х	L	Н	Х	Н	н					
н	L	L	Х	Х	в ₀ ‡					
L	L	L	\uparrow	L	L					
L	L	L	\uparrow	Н	Н					
L	L	L	L	Х	в ₀ ‡					
L	L	L	Н	Х	в ₀ §					

[†] A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

 $\$ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

PARITY ENABLE

	INPUTS		OPERATION OR FUNCTION					
SEL	OEBA	OEAB	OPERATION OF	FUNCTION				
L	Н	L	Parity is checked on port A and is generated on port B.					
L	L	Н	Parity is checked on port B and is generated on port A.					
L	Н	Н	Parity is checked on port B and port A.					
L	L	L	Parity is generated on port A and B if device is in FF mode.					
н	L	L		Q_A data to B, Q_B data to A				
н	L	Н	Parity functions are disabled; device acts as a standard	Q _B data to A				
н	Н	L	18-bit registered transceiver.	Q _A data to B				
н	Н	Н		Isolation				




					PARITY			_			
				INPUTS					OUTI	PUTS	
SEL	OEBA	OEAB	ODD/EVEN	Σ OF INPUTS A1–A8 = H	Σ OF INPUTS B1–B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	Н	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	L	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	L	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	Н	N/A	N/A	Н	Н	Z
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	Н
L	L	Н	L	N/A	1, 3, 5, 7	N/A	L	н	Z	N/A	L
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	Н	L	Z	N/A	L
L	L	Н	L	N/A	1, 3, 5, 7	N/A	Н	н	Z	N/A	н
L	Н	L	Н	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	Н	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	Н	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	Н	N/A	N/A	L	L	Z
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	L	н	Z	N/A	L
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	н
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	Н	н	Z	N/A	н
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	Н	L	Z	N/A	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	Н	Z	Н
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	L	Z	L
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	Н	Z	н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	L	L	z	Н	Z	н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	z	Н	Z	н
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE [†]	Z	PE†	Z
L	L	L	Н	N/A	N/A	N/A	N/A	PO‡	Z	PO‡	Z

Function Tables (Continued)

[†] Parity output is set to the level so that the specific bus side is set to even parity.

[‡] Parity output is set to the level so that the specific bus side is set to odd parity.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range Output voltage range Input clamp current Output clamp current Continuous output Continuous current Package thermal in	ge, V_O (see Notes 1 and 2) t, I_{IK} ($V_I < 0$) ent, I_{OK} ($V_O < 0$) current, I_O through each V_{CC} or GND npedance, θ_{JA} (see Note 3)	$\begin{array}{c} -0.5 \ \mbox{V to } 4.6 \ \mbox{V} \\ -0.5 \ \mbox{V to } \ \mbox{V}_{CC} + 0.5 \ \mbox{V} \\ -0.5 \ \mbox{V to } \ \mbox{V}_{CC} + 0.5 \ \mbox{V} \\ -50 \ \mbox{mA} \\ \pm 50 \ \mbox{mA} \\ \pm 100 \ \mbox{mA} \\ 73^{\circ}\ \mbox{C/W} \end{array}$
		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed...

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended	operating	conditions	(see Note 4)
-------------	-----------	------------	--------------

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V	V 0.35 × V _{CC} 0.7 0.8 0 V _{CC} 0 V _{CC} -4 -4	V		
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage	-	0	VCC	V	
Vo	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4	- mA	
1	Lich loud output outpot	V _{CC} = 2.3 V		-12		
ЮН	High-level output current	V _{CC} = 2.7 V		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1		V _{CC} = 2.3 V		12		
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
$\Delta t/\Delta v$	Input transition rise or fall rate	-		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	IETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2			
VOL II II IOZ [§] ICC ΔICC Ci Control inputs		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2				
	I _{OH} = -6 mA		2.3 V	2					
VOH	′он ′оL I I(hold) OZ [§]			2.3 V	1.7			V	
		I _{OH} = -12 mA		2.7 V	2.2				
				3 V	2.4				
		I _{OH} = -24 mA		3 V	2				
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA		1.65 V			0.45		
Mar		IOL = 6 mA		2.3 V			0.4	V	
VOL		1. 10 mA		2.3 V			0.7	v	
		I _{OL} = 12 mA		2.7 V			0.4		
		I _{OL} = 24 mA		3 V			0.55		
Ц		$V_{I} = V_{CC}$ or GND		3.6 V			±5	μA	
		VI = 0.58 V		1.65 V	25				
		V _I = 1.07 V		1.65 V	-25				
		V _I = 0.7 V		2.3 V	45				
II(hold)		V _I = 1.7 V		2.3 V	-45			μA	
		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500		
IOZ§		V _O = V _{CC} or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	I ^O = 0	3.6 V			40	μΑ	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
	ontrol inputs	V _I = V _{CC} or GND		3.3 V		3		pF	
	or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF	
	R ports	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. $\$ For I/O ports, the parameter IOZ includes the input leakage current.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				1.8 V	V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	۷ _{CC} = ± 0.3		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock} Clock frequency				†		125		125		125	MHz	
t _w Pulse duration	Pulse	CLK↑	†		3		3		3		ns	
	duration	LE high	†		3		3		3		115	
		A, APAR or B, BPAR before CLK1	†		1.9		2		1.7			
t _{su}	Setup time	CLKEN before CLK [↑]	†		2.1		2.1		1.7		ns	
		A, APAR or B, BPAR before LE \downarrow	†		1.4		1.3		1.2			
		A, APAR or B, BPAR after CLK [↑]	†		0.4		0.4		0.5			
t _h	Hold time	CLKEN after CLK1	†		0.5		0.5		0.7		ns	
		A, APAR or B, BPAR after LE \downarrow	†		0.9		1.1		0.9			

[†]This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	×CC = ± 0.		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.		UNI
	(INFOT)	(001P01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		125		125		125		MHz
	A or B	B or A		†	1	5.2		4.8	1	4.4	
	AUB	BPAR or APAR		†	2	8.9		7.6	2	6.7	
	APAR or BPAR	BPAR or APAR		†	1	5.7		5.2	1	4.7	
		ERRA or ERRB		†	2	9.7		8.7	2	7.5	
	ODD/EVEN	ERRA or ERRB		†	1.5	8.7		7.9	1.5	6.8	
		BPAR or APAR		†	1.5	8.3		7.6	1.5	6.5	
	SEL	BPAR or APAR		†	1	6.1		5.9	1	5.1	
		A or B		†	1	6.4		5.8	1	5.1	
^t pd	CLKAB or CLKBA	BPAR or APAR parity feedthrough		+	1.5	7.1		6.3	1.5	5.6	ns
		BPAR or APAR parity generated		†	2.5	10.2		8.7	2	7.7	
		ERRA or ERRB		†	2.5	10.5		8.9	2	7.9	
		A or B		†	1	6		5.5	1	4.8	
		BPAR or APAR parity feedthrough		†	1.5	6.7		6	1.5	5.3	
	LEAB or LEBA	BPAR or APAR parity generated		†	2.5	9.8		8.3	2	7.4	
		ERRA or ERRB		†	2.5	9.9		8.5	2	7.5	
t _{en}	OEAB or OEBA	B, BPAR or A, APAR		†	1.4	6.3		6.1	1	5.3	ns
^t dis	OEAB or OEBA	B, BPAR or A, APAR		†	1.3	6.1		5.2	1.5	4.9	ns
ten	OEAB or OEBA	ERRA or ERRB		†	1.4	6.2		5.5	1	4.9	ns
^t dis	OEAB or OEBA	ERRA or ERRB		†	1.3	7.3		6.5	1	5.7	ns
t _{en}	SEL	ERRA or ERRB		†	1.4	6.7		6.5	1	5.5	ns
tdis	SEL	ERRA or ERRB		†	1.3	6.4		5.4	1.5	4.9	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	22	27	~F
C _{pd}	capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	†	5	8	p⊦

[†] This information was not available at the time of publication.






- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.





PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V ⊖ 6 V **S**1 TEST **S1** O Open **500** Ω From Output Open ^tpd GND \cap **Under Test** tPLZ/tPZL 6 V $C_L = 50 \text{ pF}$ tPHZ/tPZH GND **500** Ω (see Note A) tw LOAD CIRCUIT 2.7 V 1.5 V 1.5 V Input 2.7 V Timing 1.5 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 2.7 V Data 1.5 V 1.5 V 2.7 V Output Input Control 0 V 1.5 V 1.5 V (low-level **VOLTAGE WAVEFORMS** enabling) - 0 V SETUP AND HOLD TIMES tPZL -^tPLZ Output 3 V 2.7 V Waveform 1 1.5 V Input 1.5 V 1.5 V S1 at 6 V V_{OL} + 0.3 V VOL (see Note B) 0 V ^tPHZ ^tPZH -^tPHL ^tPLH Output Уон VOH VOH - 0.3 V Waveform 2 1.5 V Output 1.5 V 1.5 V S1 at GND 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated