查询SN74ALVCH16903供应商 WITH PA	捷多邦,专业PCB打样工厂,24小时 分队习4点 LVCH16903 3.3-V 12-BIT UNIVERSAL BUS DRIVER RITY CHECKER AND DUAL 3-STATE OUTPUTS SCES095C - MARCH 1997 - REVISED MAY 1998
● Member of the Texas Instruments	DGG, DGV, OR DL PACKAGE
Widebus™ Family	(TOP VIEW)
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process Checks Parity 	OE [1 56] CLK 1Y1 [2 55] 1A 1Y2 [3 54] 11A/YERREN
 Able to Cascade With a Second	GND 4 53 GND
SN74ALVCH16903	2Y1 5 52 11Y1
 ESD Protection Exceeds 2000 V Per	2Y2 []6 51 [] 11Y2
MIL-STD-883, Method 3015; Exceeds 200 V	V _{CC} []7 50 [] V _{CC}
Using Machine Model (C = 200 pF, R = 0)	3Y1 []8 49 [] 2A
Latch-Up Performance Exceeds 250 mA Per JESD 17	3Y2 [] 9 48 [] 3A 4Y1 [] 10 47 [] 4A GND [] 11 46 [] GND
Bus Hold on Data Inputs Eliminates the	4Y2 12 45 12A
Need for External Pullup/Pulldown	5Y1 13 44 12Y1
Resistors	5Y2 14 43 12Y2
 Package Options Include Plastic 300-mil	6Y1 15 42 5A
Shrink Small-Outline (DL), Thin Shrink	6Y2 16 41 6A
Small-Outline (DGG), and Thin Very	7Y1 17 40 7A
Small-Outline (DGV) Packages	GND 18 39 GND
description	7Y2 🛛 19 38 🗍 APAR 8Y1 🖸 20 37 🗍 8A
This 12-bit universal bus driver is designed for 2.3-V to 3.6-V V _{CC} operation.	8Y2 22 36 YERR V _{CC} 22 35 V _{CC}
The SN74ALVCH16903 has dual outputs and can	9Y1 23 34 9A
operate as a buffer or an edge-triggered register.	9Y2 24 33 MODE
In both modes, parity is checked on APAR, which	GND 25 32 GND
arrives one cycle after the data to which it applies.	10Y1 26 31 10A
The YERR output, which is produced one cycle	10Y2 27 30 PARI/O
after APAR is open drain	PAROE 28 29 CLKEN

MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable (CLKEN) input is low, data set up at the A inputs is stored in the internal registers. On the positive transition of CLK and when CLKEN is high, only data set up at the 9A-12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. 11A/YERREN serves a dual purpose; it acts as a normal data bit and also enables YERR data to be clocked into the YERR output register.

When used as a single device, parity output enable (PAROE) must be tied high; when parity input/output (PARI/O) is low, even parity is selected and when PARI/O is high, odd parity is selected. When used in pairs and PAROE is low, the parity sum is output on PARI/O for cascading to the second SN74ALVCH16903. When used in pairs and PAROE is high, PARI/O accepts a partial parity sum from the first SN74ALVCH16903.

A buffered output-enable (OE) input can be used to place the 24 outputs and YERR in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated

after APAR, is open drain.



description (continued)

OE does not affect the internal operation of the device. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16903 is characterized for operation from 0°C to 70°C.

Function Tables

	FUNCTION												
		INPUTS			OUTPUTS								
OE	MODE	CLKEN	CLK	Α	1Yn [†] - 8Yn [†]	9Yn [†] - 12Yn [†]							
L	L	L	Ŷ	Н	Н	Н							
L	L	L	\uparrow	L	L	L							
L	L	Н	\uparrow	Н	Y ₀	н							
L	L	Н	\uparrow	L	Y ₀	L							
L	Н	Х	Х	Н	н	н							
L	Н	Х	Х	L	L	L							
н	Х	Х	Х	Х	Z	Z							
$\frac{1}{2}$	2												

† n = 1, 2

PARITY FUNCTION

		INP	UTS			OUTPUT
OE	PAROE [‡]	11A/YERREN§	PARI/O	Σ OF INPUTS 1A – 10A = H	APAR	YERR
L	Н	L	L	0, 2, 4, 6, 8, 10	L	Н
L	Н	L	L	1, 3, 5, 7, 9	L	L
L	Н	L	L	0, 2, 4, 6, 8, 10	Н	L
L	Н	L	L	1, 3, 5, 7, 9	Н	Н
L	Н	L	Н	0, 2, 4, 6, 8, 10	L	L
L	Н	L	Н	1, 3, 5, 7, 9	L	н
L	Н	L	Н	0, 2, 4, 6, 8, 10	Н	н
L	Н	L	Н	1, 3, 5, 7, 9	Н	L
Н	Х	Х	Х	Х	Х	Н
L	Х	Н	Х	Х	Х	Н

[‡]When used as a single device, PAROE must be tied high.

§ Valid after appropriate number of clock pulses have set internal register




Function Tables (Continued)

PARI/O FUNCTION[†] INPUTS OUTPUT Σ OF INPUTS PARI/O PAROE APAR 1A - 10A = HL 0, 2, 4, 6, 8, 10 L L L 1, 3, 5, 7, 9 н L L 0, 2, 4, 6, 8, 10 Н Н 1, 3, 5, 7, 9 L Н L Ζ Х Н Х

[†] This table applies to the first device of a cascaded pair of ALVCH16903 devices.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Notes 1 and 2) Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0) Continuous output current, I_O Continuous current through each V _{CC} or GND	-0.5 V to 4.6 V -0.5 V to 4.6 V -0.5 V to 4.6 V -0.5 V to V _{CC} + 0.5 V -50 mA ±50 mA
Package thermal impedance, θ_{JA} (see Note 3):	DGG package 81°C/W DGV package 86°C/W DL package 74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

				MIN	MAX	UNIT
VCC	Supply voltage			2.3	3.6	V
\/		$V_{CC} = 2.3 \text{ V to}$	V_{CC} = 2.3 V to 2.7 V			V
VIH	High-level input voltage	$V_{CC} = 2.7 V to$	o 3.6 V	2		v
VIL	Low-level input voltage	$V_{CC} = 2.3 V to$	o 2.7 V		0.7	V
۷IL	Low-level input voltage	$V_{CC} = 2.7 V to$	o 3.6 V		0.8	v
٧ _I	Input voltage			0	VCC	V
VO	Output voltage		_	0	VCC	V
	High-level output current	$V_{CC} = 2.3 V$	Y port		-12	mA
lou		$V_{CC} = 2.7 V$	1 point		-12	
ЮН		V _{CC} = 3 V	PARI/O	-12		1117 \
			Y port		-24	
		$V_{CC} = 2.3 V$	Y port		12	
		$V_{CC} = 2.7 V$	1 poin		12	
IOL	Low-level output current		PARI/O		12	
		V _{CC} = 3 V	Y port		24	
			YERR output		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			0	10	ns/V
TA	Operating free-air temperature			0	70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PA	RAMETER	TEST	CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.	2			
		I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2				
	Vnort		V _{IH} = 1.7 V	2.3 V	1.7				
Vон	Y port	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			V	
			vIH = 2 v	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
	PARI/O	I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
	Y port	la: 12 mA	V _{IL} = 0.7 V	2.3 V			0.7		
VOL		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	V	
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
	PARI/O	I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.55		
	YERR output	I _{OL} = 24 mA		3 V			0.5		
Ιį		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		VI = 0.7 V		2.3 V	45				
		VI = 1.7 V		2.3 V	-45				
II(hold))	V _I = 0.8 V		3 V	75			μA	
		V _I = 2 V		3 V	-75			1	
		V ₁ = 0 to 3.6 V [‡] 3.6 V		3.6 V			±500		
ЮН	YERR output	VO = ACC		0 to 3.6 V			±10	μA	
IOZ§		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆lcc		One input at V _{CC} –0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
<u></u>	Control inputs			2.2.1/		5.5		~ F	
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		5.5		pF	
~	YERR output			2.2.1/		5		- 5	
Co	Data outputs	$V_{O} = V_{CC} \text{ or } GND$		3.3 V		6		pF	
Cio	PARI/O	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

 $\$ For I/O ports, the parameter I_OZ includes the input leakage current.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 4)

				V _{CC} = ± 0.2		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN MAX MIN MAX MIN I					MAX	1	
fclock	Clock frequency				125		125		125	MHz	
tw	Pulse duration, CL	Juration, CLK↑		3		3		3		ns	
		1A–12A before CLK↑	Register mode	1.7		1.9		1.45			
	Setup time	1A–10A before CLK↑	Buffer mode	5.9		5.2		4.4			
		APAR before CLK [↑]		Register mode	1.2		1.5		1.3		
t _{su}		APAR before CLK	Buffer mode	4.6		3.6		3.1		ns	
		PARI/O before CLK↑	Both modes	2.4		2		1.7			
		11A/YERREN before CLK↑	Buffer mode	2		1.9		1.6			
		CLKEN before CLK↑	Register mode	2.5		2.6		2.2			
		1A–12A after CLK↑	Register mode	0.4		0.25		0.55			
		1A–10A after CLK1	Buffer mode	0.25		0.25		0.25			
			Register mode	0.7		0.4		0.7			
4.	Hold time	APAR after CLK↑	Buffer mode	0.25		0.25		0.25			
th			Register mode	0.25		0.25		0.4		ns	
		PARI/O after CLK↑	Buffer mode	0.25		0.25		0.5			
		11A/YERREN after CLK↑	Buffer mode	0.25		0.25		0.4			
		CLKEN after CLK↑	Register mode	0.25		0.5		0.4			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 4)

PA	RAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
		(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}				125		125		125		MHz	
	Buffer mode	А	Y	1	4.4		4.2	1.1	3.8		
^t pd	Both modes	Roth modes	CLK	YERR	1	5.7		4.9	1.4	4.4	ns
-		CLK	PARI/O	1.2	8.6		7.9	1.7	6.6		
t _{pd} †	Both modes	CLK	PARI/O	1	6.8		5.2	1.3	4.5	ns	
^t pd	Both modes	MODE	Y	1	5.9		5.8	1.3	4.9	ns	
^t PLH	Dogistar mode	CLK	V	1	6.1		5.5	1.2	4.8		
^t PHL	Register mode	CLK	Y	1	5.9		4.9	1.2	4.6	ns	
	Both modes	OE	Y	1.1	6.5		6.4	1.4	5.4		
ten	Both modes	PAROE	PARI/O	1	5.6		6	1	4.8	ns	
4	Deth medee	OE	Y	1	6.4		5.2	1.7	5		
^t dis	Both modes	PAROE	PARI/O	1	3.2		3.8	1.2	3.8	ns	
^t PLH	Poth modoc	ŌĒ	YERR	1	3.6		4.2	1.9	4		
^t PHL	Both modes	UE	TERR	1.2	5.1		4.9	1.5	4.2	ns	

[†] See Figures 2 and 5 for the load specification.



simultaneous switching characteristics (see Figures 3 and 6)[†]

PARAMETER	RAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	Register mode CLK	V	1.8	6.5		6.1	1.8	5		
^t PHL		CLK	Ť	1.4	5.9		5.1	1.7	4.5	ns

[†]All outputs switching


operating characteristics for buffer mode, T_A = 25°C

PARAMETER			TEST C	ONDITIONS	$V_{CC} = 2.5 V \\ \pm 0.2 V$	V _{CC} = 3.3 V ± 0.3 V	UNIT	
						ТҮР		
	Power dissipation conscitance	Outputs enabled	$c_{1} = 0$	f = 10 MHz	57.5	65	рF	
Cpd	C _{pd} Power dissipation capacitance	Outputs disabled	C _L = 0,		15	17.5	۲۲	

operating characteristics for register mode, T_{A} = 25°C

PARAMETER			TEST C	ONDITIONS	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$	V _{CC} = 3.3 V ± 0.3 V	UNIT		
						TYP	TYP		
			Outputs enabled	$C_{1} = 0$	f _ 10 MHz	57	87.5	ъE	
Ľ	C _{pd} Power diss	Power dissipation capacitance	Outputs disabled	$C_{L} = 0,$	f = 10 MHz	16.5	34	рF	





NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
- H. tpHL is measured at V_{CC}/2.
- I. tpLH is measured at VOL + 0.15 V.

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16903 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS


SCES095C - MARCH 1997 - REVISED MAY 1998



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- C. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms




NOTES: A. C_I includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.

Figure 3. Load Circuit and Voltage Waveforms





NOTES: A. C_I includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as t_{dis}.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
- H. tPHL is measured at 1.5 V.
- I. tpLH is measured at VOL + 0.3 V.

Figure 4. Load Circuit and Voltage Waveforms



SN74ALVCH16903 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS


SCES095C - MARCH 1997 - REVISED MAY 1998



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



NOTES: A. C_I includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 6. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated