#### 查询JM38510/00204BEA供应商

捷多邦,专业PCB打样工厂,24/**5/15/47**/96/5/SN54LS76A SN7476,SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

#### description

The '76 contains two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 is a positive-edge-triggered flipflop. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predicatble operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476 and the SN54LS76A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7476 and the SN74LS76A are characterized for operation from 0 °C to 70 °C.

SN5476, SN54LS76A J PACKAGE
SN7476 N PACKAGE
SN74LS76A D OR N PACKAGE
(TOP VIEW)

	1	
1 PRE	2	15 10
1 CLRL	3	14 10
1 J 🗌	4	13 🗍 GND
Vcc	5	12 🗌 2 K
2CLKC	6	11 🛛 20
2 PRE	7	10 20
2 CLR	8	9 🗌 2 J

'76 FUNCTION TABLE


			FUNCT	ION	ADE			
		IN	PUTS			OUTPUTS		
	PRE	CLR	Q	ā				
1	L	н	×	х	х	н	L	
	н	L	×	x	x	L .	н	
	L	L	×	х	х	нt	Hţ	
	н	н	л	L	L	Q0	<u>a</u> 0	
	н	н	л	н	Ł	н	L	
	н	н	л	L	н	L	н	
	н	н	л	н	н	тоg	GLE	

	LS76A FUNCTION TABLE												
	IN	PUTS		12	OUTP	UTS							
PRE	CLR	Q	ā										
L	Н	х	Х	х	н	L							
н	L	х	х	×	L	н							
L	L	×	х	x	H <sup>†</sup>	нt							
н	н	+	L	L	Q0	$\overline{\Omega_0}$							
н	н	1	н	L	н	L							
н	н	Ļ	L	н	L	н							
н	н	Ļ	н	н	тобо	GLE							
н	н	н	х	х	00	$\overline{\mathbf{Q}}_{0}$							


<sup>†</sup> This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.




### logic diagrams (positive logic)











<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


### schematics of inputs and outputs







### schematics of inputs and outputs (continued)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 V
Input voltage: '76
′LS76A
Operating free-air temperature range: SN54' 55°C to 125°C
SN74′
Storage temperature range65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

				SN5476	5		SN7476	6	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				0.4			- 0.4	mA
IOL	Low-level output current				16			16	mA
		CLK high	20		-	20			1
tw	Pulse duration	CLK low	47			47			ns
		PRE or CLR low	25			25			
t <sub>su</sub>	Input setup time before CLK †		0			0			ns
t <sub>h</sub>	Input hold time-data after CLK ↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS <sup>†</sup>			SN5476			SN7476		UNIT
PAR	AMETER		TEST CONDITIO	UNSI	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	l <sub>l</sub> = − 12 mA				- 1.5			- 1.5	V
∨он		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>1L</sub> = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	v
łį –		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	J or K		N - 0 4 V				40			40	μA
ЧΗ	All other	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				80			80	<u>۳</u>
	J or K						- 1.6			- 1.6	mA
հե	All other¶	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				- 3.2			- 3.2	mA
los§		V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA
ICC#		V <sub>CC</sub> = MAX,	See Note 2			10	20		10	20	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

§ Not more than one output should be shorted at a time.

I Clear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
fmax				15	20		MHz
<sup>t</sup> PLH	PRE or CLR	Q or Q			16	25	ns
tPHL	PREOFULA		$R_{L} = 400 \Omega$ , $C_{L} = 15 pF$		25	40	ns
<sup>t</sup> PLH	01.14	Q or Q	]		16	25	ns
<b>TPHL</b>	CLK	uoru			25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### recommended operating conditions

			S	N54LS7	6A	SI	V74LS7	6A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current		Î		4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
		CLK high	20			20			ns
tw	Pulse duration	PRE or CLR low	25			25			113
		data high or low	20			20			
t <sub>su</sub>	Setup time before CLK↓	CLR inactive	20			20			ns
		PRE inactive	25			25			
th	Hold time-data after CLK		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				·····	S	N54LS7	6A	S	N74LS7	6A	1.1611.77	
	PARAMETER		TEST CONDITIC	DNS	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	li = - 18 mA				- 1.5			- 1.5	V	
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
.,		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	VIL = MAX,	V <sub>IH</sub> = 2 V, (		0.25	0.4		0.25	0.4	v	
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,					0.35	0.5	·	
	J or K						0.1			0.1		
4	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.3			0.3	mA	
	CLK	1			0.4			0.4				
	Jor K						20			20		
ЧΗ	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				60			60	μA	
••••	CLK						80			80		
	J or K		N - 0 4 M				- 0.4			- 0.4	mA	
ЧL	All other	$-V_{CC} = MAX,$	v  = 0.4 v				- 0.8			- 0.8		
los§	L	V <sub>CC</sub> = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
	Total)	V <sub>CC</sub> = MAX,	See Note 2			4	6		4	6	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
fmax				30	45		MHz
tPLH		_	$R_{L} = 2 k \Omega,$ $C_{L} = 15 pF$		15	20	ns
tPHL	PRE, CLR or CLK	Q or Q			15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





# PACKAGE OPTION ADDENDUM

26-Sep-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9557501QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
5962-9557501QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
5962-9557501QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
7601301EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
7601301EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/00204BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
JM38510/00204BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN5476J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN5476J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54LS76AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN54LS76AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN7476N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN7476N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN7476N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN7476N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS76AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74LS76AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74LS76ADR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74LS76ADR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI
SN74LS76AN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS76AN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS76AN3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS76AN3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SNJ5476J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ5476J	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ5476W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ5476W	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS76AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS76AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS76AW	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS76AW	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



# PACKAGE OPTION ADDENDUM

26-Sep-2005

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### J (R-GDIP-T\*\*) 14 LEADS SHOWN

#### PINS \*\* 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:

: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated