捷多邦,专业PCB打样**\$N5**A44**V©86A**共**\$N**74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288I - JANUARY 1993 - REVISED OCTOBER 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)

description


The SN54LVC86A quadruple 2-input exclusive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation and the SN74LVC86A quadruple 2-input exclusive-OR gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The 'LVC86A devices perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

SN54LVC86A . . . J OR W PACKAGE SN74LVC86A . . . D, DB, DGV, OR PW PACKAGE (TOP VIEW)



SN54LVC86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC86A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVC86A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT				
Α	В	Υ				
L	L	L				
F.F.	Н	Н				
Н	L	Н				
Н	Н	L				

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288I - JANUARY 1993 - REVISED OCTOBER 1998


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, PW, and W packages.

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These five equivalent exclusive-OR symbols are valid for an SN74LVC86A gate in positive logic; negation may be shown at any two ports.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Output voltage range, V _O (see Notes 1 and 2)		. –0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	: D package	127°C/W
-	DB package	158°C/W
	DGV package	182°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288I - JANUARY 1993 - REVISED OCTOBER 1998

recommended operating conditions (see Note 4)

			SN54LVC86A		SN74LVC86A		UNIT
			MIN	MAX	MIN	MAX	UNII
V/00	Supply voltage	Operating	2	3.6	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			$0.65 \times V_{CC}$;	
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V				0.35 × V _{CC}	V
V_{IL}		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
٧ _I	Input voltage		0	5.5	0	5.5	V
۷o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 1.65 V				-4	mA
1	High lovel cutout current	V _{CC} = 2.3 V				-8	
ЮН	High-level output current	V _{CC} = 2.7 V		-12		-12	
		V _{CC} = 3 V		-24		-24	
		V _{CC} = 1.65 V				4	
lo.	Low level output ourrent	V _{CC} = 2.3 V				8	mA
IOL	Low-level output current	V _{CC} = 2.7 V		12		12	
		V _{CC} = 3 V		24		24	
Δt/Δν	Input transition rise or fall rate		0	9	0	9	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288I - JANUARY 1993 - REVISED OCTOBER 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPLTIONS	1 .,	SN54LVC86A			SN74LVC86A			UNIT	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNII	
	100	1.65 V to 3.6 V				VCC-0	2			
	ΙΟΗ = -100 μΑ	2.7 V to 3.6 V	V _{CC} -0	.2						
	I _{OH} = -4 mA	1.65 V				1.2				
VOH	I _{OH} = -8 mA	2.3 V				1.7			V	
	laura 12 mA	2.7 V	2.2			2.2				
	I _{OH} = -12 mA	3 V	2.4			2.4				
	I _{OH} = -24 mA	3 V	2.2			2.2				
	100	1.65 V to 3.6 V						0.2		
	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2					
\/a	I _{OL} = 4 mA	1.65 V						0.45	V	
VOL	I _{OL} = 8 mA	2.3 V						0.7	V	
	I _{OL} = 12 mA	2.7 V			0.4			0.4		
	I _{OL} = 24 mA	3 V			0.55			0.55		
lį	V _I = 5.5 V or GND	3.6 V			±5			±5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10			10	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ	
Ci	V _I = V _{CC} or GND	3.3 V		5			5		pF	

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

				SN54L	/C86A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	А	Y		5.6	1	4.6	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

					SN74L	VC86A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Υ	13.6	1	7.6		5.6	1	4.6	ns
t _{sk(o)} ‡									1	ns

[‡] Skew between any two outputs of the same package switching in the same direction


operating characteristics, T_A = 25°C

I		PARAMETER	TEST	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	P UNII
L		TANAMETEN	CONDITIONS	TYP	TYP	TYP	
	C _{pd}	Power dissipation capacitance per gate	f = 10 MHz	6.5	7.5	8.5	pF



ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated