查询CD74HC7046AE供应商



Data sheet acquired from Harris Semiconductor

February 1998 - Revised October 2003

### Features

- Center Frequency of 18MHz (Typ) at V<sub>CC</sub> = 5V, Minimum Center Frequency of 12MHz at V<sub>CC = 4.5V</sub>
- Choice of Two Phase Comparators
  - Exclusive-OR
  - Edge-Triggered JK Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Minimal Frequency Drift
- Zero Voltage Offset Due to Op-Amp Buffer
- Operating Power-Supply Voltage Range
- Fanout (Over Temperature Range)
  - Standard Outputs..... 10 LSTTL Loads
- Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL}$  = 0.8V (Max),  $V_{IH}$  = 2V (Min)
  - CMOS Input Compatibility, I<sub>I</sub> ≤ 1µA at V<sub>OL</sub>, V<sub>OH</sub>

### **Applications**

- FM Modulation and Demodulation
- DZSG.CON Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- **Motor-Speed Control**
- **Related Literature**

AN8823, CMOS Phase-Locked-Loop Application Using the CD74HC/HCT7046A and CD74HC/HCT7046A

### dzsc.com

**CD74HCT7046Å** Phase-Locked Loop

<sup>多邦,专业PCB打样了了了</sub>了了一个方面的。</sup>

# with VCO and Lock Detector

### Description


The CD74HC7046A and CD74HCT7046A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 ( $C_1$ ) and pin 8 (Gnd). For a frequency range of 100kHz to 10MHz, the lock detector capacitor should be 1000pF to 10pF, respectively.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 7046A forms a secondorder loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD74HC7046AE	-55 to 125	16 Ld PDIP
CD74HC7046AM	-55 to 125	16 Ld SOIC
CD74HC7046AMT	-55 to 125	16 Ld SOIC
CD74HC7046AM96	-55 to 125	16 Ld SOIC
CD74HCT7046AE	-55 to 125	16 Ld PDIP
CD74HCT7046AM	-55 to 125	16 Ld SOIC
CD74HCT7046AMT	-55 to 125	16 Ld SOIC
CD74HCT7046AM96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.



1	LD	Lock Detector Output (Active High)
2		
	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCO <sub>OUT</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	Gnd	Ground (0V)
9	VCO <sub>IN</sub>	VCO Input
10	DEMOUT	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	C <sub>LD</sub>	Lock Detector Capacitor Input
16	V <sub>CC</sub>	Positive Supply Voltage

### **Pin Descriptions**

### **General Description**

### vco

The VCO requires one external capacitor C1 (between  $C1_A$  and  $C1_B$ ) and one external resistor R1 (between R1 and Gnd) or two external resistors R1 and R2 (between R1 and Gnd, and R2 and Gnd). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM<sub>OUT</sub>). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (R<sub>S</sub>) should be connected from DEM<sub>OUT</sub> to Gnd; if unused, DEMOLIT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a specified duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO, while a HIGH level disables the VCO to minimize standby power consumption.

### **Phase Comparators**

The signal input (SIG<sub>IN</sub>) can be directly coupled to the selfbiasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels, Capacitive coupling is required for signals with smaller swings.

### Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi) (\phi_{SIGIN} - \phi_{COMPIN})$  where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V<sub>DEMOUT</sub>), is the resultant of the phase differences of signals (SIG<sub>IN</sub>) and the comparator input (COMP<sub>IN</sub>) as shown in Figure 2. The average of V<sub>DEM</sub> is equal to 1/2 V<sub>CC</sub> when there is no signal or noise at SIG<sub>IN</sub>, and with this input the VCO oscillates at the center frequency (f<sub>0</sub>). Typical waveforms for the PC1 loop locked at f<sub>0</sub> shown in Figure 3.

The frequency capture range  $(2f_c)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.

### Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMP<sub>IN</sub> are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where SIG<sub>IN</sub> causes an up-count and COMP<sub>IN</sub> a down-count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/4\pi) (\phi_{SIGN} - \phi_{COMPIN})$  where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC2OUT}$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of SIG<sub>IN</sub> and COMP<sub>IN</sub> as shown in Figure 4. Typical waveforms for the PC2 loop locked at f<sub>o</sub> are shown in Figure 5.

When the frequencies of SIG<sub>IN</sub> and COMP<sub>IN</sub> are equal but the phase of SIG<sub>IN</sub> leads that of COMP<sub>IN</sub>, the p-type output driver at PC2<sub>OUT</sub> is held "ON" for a time corresponding to the phase differences ( $\phi_{DEMOUT}$ ). When the phase of SIG<sub>IN</sub> lags that of COMP<sub>IN</sub>, the n-type driver is held "ON".

When the frequency of SIG<sub>IN</sub> is higher than that of COMP<sub>IN</sub>, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n-type and p-type drivers are "OFF" (three-state). If the SIG<sub>IN</sub> fre-

quency is lower than the COMP<sub>IN</sub> frequency, then it is the ntype driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to  $PC2_{OUT}$  varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance.

Thus, for PC2, no phase difference exists between SIG<sub>IN</sub> and COMP<sub>IN</sub> over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p-type and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG<sub>IN</sub>, the VCO adjusts, via PC2, to its lowest frequency.

#### Lock Detector Theory of Operation

Detection of a locked condition is accomplished by a NOR gate and an envelope detector as shown in Figure 6. When the PLL is in Lock, the output of the NOR gate is High and the lock detector output (Pin 1) is at a constant high level. As the loop tracks the signal on Pin 14 (signal in), the NOR gate outputs pulses whose widths represent the phase differences between the VCO and the input signal. The time between pulses will be approximately equal to the time constant of the VCO center frequency. During the rise time of the pulse, the diode across the 1.5k $\Omega$  resistor is forward

biased and the time constant in the path that charges the lock detector capacitor is T =  $(150\Omega \times C_{LD})$ .

During the fall time of the pulse the capacitor discharges through the  $1.5k\Omega$  and the  $150\Omega$  resistors and the channel resistance of the n-device of the NOR gate to ground (T =  $(1.5k\Omega + 150\Omega + \text{Rn-channel}) \times C_{\text{L}}$ ).

The waveform preset at the capacitor resembles a sawtooth as shown in Figure 7. The lock detector capacitor value is determined by the VCO center frequency. The typical range of capacitor for a frequency of 10MHz is about 10pF and for a frequency of 100kHz is about 1000pF. The chart in Figure 8 can be used to select the proper lock detector capacitor value. As long as the loop remains locked and tracking, the level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below threshold and a level change at the output of the Schmitt trigger will indicate a loss of lock, as shown in Figure 9. The lock detector capacitor also acts to filter out small glitches that can occur when the loop is either seeking or losing lock.

Note: When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will also lock on. If a detection of lock is needed over the harmonic locking range of PC1, then the lock detector output must be OR-ed with the output of PC1.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: VDEMOUT = VPC1OUT = ( $VCC/\pi$ ) ( $\phi$ SIGIN -  $\phi$ COM-PIN);  $\phi$ DEMOUT = ( $\phi$ SIGIN -  $\phi$ COMPIN)






FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT  $\mathbf{f}_{o}$ 



CD74HC7046A, CD74HCT7046A



### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7\	/
DC Input Diode Current, IIK	
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V	٨
DC Output Diode Current, IOK	
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$ ±20mA	٩.
DC Output Source or Sink Current per Output Pin, IO	
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$	٩.
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA	٩.

### **Operating Conditions**

Temperature Range, $T_A$ 55°C to 125°C Supply Voltage Range, $V_{CC}$
HC Types
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V 400ns (Max)

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range6	5 <sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TES CONDI		v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>о</sup> С Т	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
VCO SECTION												
INH High Level Input	VIH	-	-	3	2.1	-	-	2.1	-	2.1	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
INH Low Level Input Voltage	VIL	-	-	3	-	-	0.9	-	0.9	-	0.9	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	$V_{\mbox{\scriptsize IH}}$ or $V_{\mbox{\scriptsize IL}}$	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
VCO <sub>OUT</sub> High Level			-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
VCO <sub>OUT</sub> Low Level	V <sub>OL</sub>	$V_{\mbox{\scriptsize IH}}$ or $V_{\mbox{\scriptsize IL}}$	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level			-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level	V <sub>OL</sub>	V <sub>IL</sub> or	4	4.5	-	-	0.40	-	0.47	-	0.54	V
Output Voltage (Test Purposes Only)		V <sub>OL</sub>	5.2	6	-	-	0.40	-	0.47	-	0.54	V

				V <sub>CC</sub>		25 <sup>0</sup> C		-40 <sup>о</sup> С Т	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO <sub>IN</sub> Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
R1 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	pF
Range				4.5	40	-	Limit	-	-	-	-	pF
				6	-	-		-	-	-	-	pF
VCO <sub>IN</sub> Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	V
Voltage Range		specified for R1 for Linearity See Figure		4.5	1.1	-	3.2	-	-	-	-	V
		8, and 35 - 38 (Note 3)		6	1.1	-	4.6	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N										
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
DC Coupled High-Level Input			Ì	4.5	3.15	-	-	3.15	-	3.15	-	V
Voltage				6	4.2	-	-	4.2	-	4.2	-	V
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
DC Coupled Low-Level Input			ĺ	4.5	-	-	1.35	-	1.35	-	1.35	V
Voltage			ĺ	6	-	-	1.8	-	1.8	-	1.8	V
LD, PCn <sub>OUT</sub> High-	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Level Output Voltage CMOS Loads				4.5	4.4	-	-	4.4	-	4.4	-	V
CINOS LOAUS			ĺ	6	5.9	-	-	5.9	-	5.9	-	V
LD, PCn <sub>OUT</sub> High-	V <sub>OH</sub>	$V_{IL}$ or $V_{IH}$	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
LD, PCn <sub>OUT</sub> Low-	V <sub>OL</sub>	$V_{IL}$ or $V_{IH}$	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Level Output Voltage CMOS Loads				4.5	-	-	0.1	-	0.1	-	0.1	V
				6	-	-	0.1	-	0.1	-	0.1	V
LD, PCn <sub>OUT</sub> Low- Level Output Voltage	V <sub>OL</sub>	$V_{\text{IL}} \text{ or } V_{\text{IH}}$	4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	lı	V <sub>CC</sub> or	-	2	-	-	±3	-	±4	-	±5	μΑ
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μA
				4.5	-	-	±18	-	±23	-	±29	μA
				6	-	-	±30	-	±38	-	±45	μA
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	$V_{IL}$ or $V_{IH}$	-	6	-	-	±0.5	-	±5	-	±10	μA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	RI	V <sub>I</sub> at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio ∆V <sub>I</sub> = 0		4.5	-	250	-	-	-	-	-	kΩ
		See Fig		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC												
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> >		3	10	-	300	-	-	-	-	kΩ
		Leakage Can Infl		4.5	10	-	300	-	-	-	-	kΩ
		V <sub>DEM</sub>		6	10	-	300	-	-	-	-	kΩ

		TES CONDI	-	v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>о</sup> С т	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCO <sub>IN</sub>	V <sub>OFF</sub>	$V_{I} = V_{V_{I}}$	COIN =	3	-	±30	-	-	-	-	-	mV
to V <sub>DEM</sub>		$\frac{V_{CC}}{2}$		4.5	-	±20	-	-	-	-	-	mV
		Values tal R <sub>S</sub> Ra See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	R <sub>O</sub>	V <sub>DEMO</sub>	DUT =	3	-	25	-	-	-	-	-	Ω
Resistance at DEM <sub>OUT</sub>		$\frac{V_{CC}}{2}$		4.5	-	25	-	-	-	-	-	Ω
001				6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	ICC	$\begin{array}{l} \mbox{Pins 3, 5 and 14} \\ \mbox{at $V_{CC}$ Pin 9 at} \\ \mbox{GND, $I_1$ at $Pins 3$} \\ \mbox{and 14 to be} \\ \mbox{excluded} \end{array}$		6	-	-	8	-	80	-	160	μA
HCT TYPES												
VCO SECTION												
INH High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO <sub>IN</sub> Input Leakage Current	IJ	Any Vo Between ' GN	V <sub>CC</sub> and	5.5	-		±0.1	-	±1	-	±1	μΑ
R1 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	40	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	Over the range specified for R1 for Linearity See Figure 8, and 35 - 38 (Note 3)		4.5	1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N										
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	3.15	-	-	3.15	-	3.15	-	V

		TES CONDI		v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>о</sup> С т	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	1.35	-	1.35	-	1.35	V
LD, PCn <sub>OUT</sub> High- Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	V
LD, PCn <sub>OUT</sub> High- Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	V
LD, PCn <sub>OUT</sub> Low- Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	V
LD, PCn <sub>OUT</sub> Low- Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	Ιį	Any Voltage Between V <sub>CC</sub> and GND	-	5.5	-	-	±30		±38		±45	μA
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	5.5	-	-	±0.5	±5	-	-	±10	μA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	RI	Operatio ΔV, 0	$V_I$ at Self-Bias Operation Point: $\Delta V$ , 0.5V, See Figure 8		-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC		1			<u> </u>				I			I
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > Leakage Can Infl V <sub>DEM</sub>	Current uence	4.5	10	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	Voff	V <u>CC</u> 2 Values tal R <sub>S</sub> Ra	$V_{I} = V_{VCOIN} = V_{CC}$		-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>O</sub>	V <sub>DEMC</sub> V <sub>CC</sub> 2	DUT =	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	lcc	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 4)	V <sub>CC</sub> -2.1 (Exclud- ing Pin 5)	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTES:

2. The value for R1 and R2 in parallel should exceed 2.7kΩ; R1 and R2 values above 300kΩ may contribute to frequency shift due to leakage currents.

3. The maximum operating voltage can be as high as  $V_{CC}$  -0.9V, however, this may result in an increased offset voltage.

4. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

### HCT Input Loading Table


INPUT	UNIT LOADS
INH	1


NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

# Switching Specifications $C_L = 50 pF$ , Input $t_r$ , $t_f = 6 ns$


		TEST			25 <sup>0</sup> C		-40 <sup>0</sup> ( 85			С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	$V_{CC}(V)$	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES					-				-	-	-
PHASE COMPARATOR SECT	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>1OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2	-	-	200	-	250	-	300	ns
			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG <sub>IN</sub> ,	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	280	-	350	-	420	ns
COMPIN to PC2 <sub>OUT</sub>			4.5	-	-	56	-	70	-	84	ns
			6	-	-	48	-	60	-	71	ns
Output Disable Time, SIG <sub>IN</sub> ,	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	325	-	405	-	490	ns
COMPIN to PC2 <sub>OUT</sub>			4.5	-	-	65	-	81	-	98	ns
			6	-	-	55	-	69	-	83	ns
AC Coupled Input Sensitivity (P-		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	- 1	mV
P) at SIGIN or COMPIN			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION	1								I	<u> </u>	I
Frequency Stability with	Δf	$R_1 = 100$ kΩ, $R_2 = ∞$	3	-	-	-	Тур	0.11	-	-	%/ <sup>0</sup> C
Temperature Change	$\overline{\Delta}\overline{T}$		4.5	-	-	-			-	-	%/ºC
			6	-	-	-			-	- 1	%/ºC
Maximum Frequency	f <sub>MAX</sub>	C <sub>1</sub> = 50pF	3	-	-	-	-	-	-	-	MHz
		R <sub>1</sub> = 3.5kΩ R <sub>2</sub> = ∞	4.5	-	24	-	-	-	-	-	MHz
		••2	6	-	-	-	-	-	-	-	MHz
		C <sub>1</sub> = 0pF	3	-	-	-	-	-	-	- 1	MHz
		R <sub>1</sub> = 9.1kΩ R <sub>2</sub> = ∞	4.5	-	38	-	-	-	-	-	MHz
			6	-	-	-	-	-	-	-	MHz
Center Frequency	fo	C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	-	-	-	-	-	MHz
		$VCO_{IN} = V_{CC}/2$	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100 k\Omega$	3	-	-	-	-	-	-	-	%
		R <sub>2</sub> = ∞ C <sub>1</sub> = 100pF	4.5	-	0.4	-	-	-	-	-	%
		-1 .000	6	-	-	-	-	-	-	-	%


		TEST			25 <sup>0</sup> C		-40 <sup>0</sup> ( 85		-55 <sup>0</sup> ( 125	С ТО 6°С	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Frequency		$R_2 = 220k\Omega$	3	-	-	-	-	-	-	-	kHz
		C <sub>1</sub> = 1nF	4.5	-	400	-	-	-	-	-	kHz
			6	-	-	-	-	-	-	-	kHz
DEMODULATOR SECTION	•										
V <sub>OUT</sub> vs f <sub>IN</sub>		R <sub>1</sub> = 100kΩ	3	-	-	-	-	-	-	-	mV/kHz
		$R_2 = \infty$ $C_1 = 100 \text{pF}$	4.5	-	330	-	-	-	-	-	mV/kHz
		$R_5 = 10kΩ$ $R_3 = 100kΩ$ $C_2 = 100pF$	6	-	-	-	-	-	-	-	mV/kHz
HCT TYPES											
PHASE COMPARATOR SECT	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>1OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		4.5	_	-	45	_	56	-	68	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		4.5	-	-	15	-	19	-	22	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		4.5	-	-	60	-	75	-	90	ns
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCZ <sub>OUT</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		4.5	-	-	70	-	86	-	105	ns
AC Coupled Input Sensitivity		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
(P-P) at SIG <sub>IN</sub> or COMP <sub>IN</sub>			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION										_	
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta T}}$	$R_1 = 100k\Omega, \\ R_2 = \infty$	4.5	-	-	-	Тур	0.11	-	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	$C_1 = 50 \text{pF}$ $R_1 = 3.5 \text{k}\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
		$\begin{array}{c} C_1 = 0 p F \\ R_1 = 9.1 k \Omega \\ R_2 = \infty \end{array}$	4.5	-	38	-	-	-	-	-	MHz
Center Frequency	f <sub>o</sub>	$\begin{array}{c} C_1 = 40 p F \\ R_1 = 3 k \Omega \\ R_2 = \infty \\ VCO_{IN} = V_{CC}/2 \end{array}$	4.5	12	17	-	-	-	-	-	MHz
Frequency Linearity	Δf <sub>VCO</sub>	$\begin{array}{l} R_1 = 100 k\Omega \\ R_2 = \infty \\ C_1 = 100 pF \end{array}$	4.5	-	0.4	-	-	-	-	-	%
Offset Frequency		$\begin{array}{c} R_2 = 220 k\Omega \\ C_1 = 1nF \end{array}$	4.5	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION											
V <sub>OUT</sub> vs f <sub>IN</sub>		$R_{1} = 100k\Omega R_{2} = \infty C_{1} = 100pF R_{5} = 10k\Omega R_{3} = 100k\Omega C_{2} = 100pF $	4.5	-	330	-	-	-	-	-	mV/kHz







 $(R1 = 5.6k\Omega, C1 = 0.1\mu F)$ 










IRE 42. HG7046A VGO POWER DISSIPATION (C1 = 50pF,  $1\mu$ F)

<sup>(</sup>C1 = 50pF, 1μF)



HC/HCT7046A C <sub>PD</sub>					
CHIP SECTION	НС	НСТ	UNIT		
Comparator 1	48	50	pF		
Comparator 2	39	48	pF		
VCO	61	53	pF		

### **Application Information**

This information is a guide for the approximation of values of external components to be used with the CD74HC7046A and CD74HC7046A in a phase-lock-loop system.

References should be made to Figures 13 through 23 and Figures 36 through 41 as indicated in the table.


Values of the selected components should be within the following ranges:

R1	> 3kΩ;
R2	> 3kΩ;

 $\mathsf{R1} \mid\mid \mathsf{R2} \qquad \text{parallel value > } 2.7 \mathsf{k} \Omega;$ 

C1 greater than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS				
VCO Frequency Without Extra Offset	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 13 - 23.				
(R2 = ∞)		f <sub>MAX</sub>				
		fvco				
		f <sub>MIN</sub> f <sub>MIN</sub> 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX				
		FIGURE 46. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: $f_0$ = CENTER FREQUENCY: $2f_L$ = FREQUENCY LOCK RANGE				
	PC1	Selection of R1 and C1 Given f <sub>o</sub> , determine the values of R1 and C1 using Figures 13 - 17.				
	PC2	Given $f_{MAX}$ calculate $f_0$ as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 13 - 17.				
		To obtain $2f_L: 2f_L \approx \frac{2(\Delta VCO_{IN})}{R1C1}$ where $0.9V < VCO_{IN} < V_{CC} - 0.9V$ is the range of $\Delta VCO_{IN}$				
VCO Frequency with Extra Offset (R2 > $3k\Omega$ )	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 29 - 32.				
		f <sub>MAX</sub> fvco				
		f <sub>MIN</sub>				
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX				
		FIGURE 47. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: $f_0 = CENTER FREQUENCY: 2f_L = FREQUENCY LOCK RANGE$				
	PC1 or PC2	Selection of R1, R2 and C1 Given $f_0$ and $f_L$ , offset frequency, $f_{MIN}$ , may be calculated from $f_{MIN} \approx f_0 - 1.6 f_L$ . Obtain the values of C1 and R2 by using Figures 29 - 32. Calculate the values of R1 from Figures 33 - 34.				



#### Lock Detector Circuit

The lock detector feature is very useful in data synchronization, motor speed control, and demodulation. By adjusting the value of the lock detector capacitor so that the lock output will change slightly before actually losing lock, the designer can create an "early warning" indication allowing corrective measures to be implemented. The reverse is also true, especially with motor speed controls, generators, and clutches that must be set up before actual lock occurs or disconnected during loss of lock.

When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will lock on.



# PACKAGE OPTION ADDENDUM

17-Oct-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD74HC7046AE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC7046AEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC7046AM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC7046AM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC7046AM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC7046AME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC7046AMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC7046AMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT7046AEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT7046AM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT7046AMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined. **Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

17-Oct-2005


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated