

EVALUATION KIT
AVAILABLE

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

General Description

The MAX9316A is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows selection between two inputs: one differential and one single ended. The selected input is reproduced at five differential outputs. The differential input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to one input as a reference voltage.

The MAX9316A features low output-to-output skew (20ps), making it ideal for clock and data distribution across a backplane or board. For interfacing to differential HSTL and (LV)PECL signals, this device operates over a 3.0V to 5.5V supply range, allowing high-performance clock or data distribution in systems with a nominal 3.3V or 5.0V supply. For differential (LV)ECL operation, this device operates with a -3.0V to -5.5V supply.

The MAX9316A is offered in a 20-pin wide SO package.

Applications

Precision Clock Distribution

Low-Jitter Data Repeaters

Data and Clock Drivers and Buffers


Central-Office Backplane Clock Distribution

DSLAM Backplane

Base Stations

ATE

Typical Application Circuit



Functional Diagram appears at end of data sheet.

MAX9316A


Features

- ◆ Guaranteed 400mV Differential Output at 1.5GHz
- ◆ Selectable Single-Ended or Differential Input
- ◆ 130ps (max) Part-to-Part Skew at +25°C
- ◆ 20ps Output-to-Output Skew
- ◆ 365ps Propagation Delay
- ◆ Synchronous Output Enable/Disable
- ◆ On-Chip Reference for Single-Ended Inputs
- ◆ Input Biased to Low when Open
- ◆ Pin Compatible with MC100EL14

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9316AEWP	-40°C to +85°C	20 Wide SO

Pin Configuration



1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

ABSOLUTE MAXIMUM RATINGS

$V_{CC} - V_{EE}$	6.0V
Single-Ended Inputs (SCLK, SEL, \bar{EN} , CLK, \bar{CLK})	
For $V_{CC} - V_{EE} \leq 4.2V$	$V_{EE} - 0.3V$ to $V_{CC} + 0.3V$
For $V_{CC} - V_{EE} > 4.2V$	$V_{EE} - 4.2V$ to $V_{CC} + 0.3V$
CLK to \bar{CLK}	$\pm 3.0V$
Continuous Output Current.....	50mA
Surge Output Current.....	100mA
V_{BB} Sink/Source Current.....	$\pm 0.65mA$
Continuous Power Dissipation ($T_A = +70^\circ C$)	
Single-Layer PC Board	
20-Pin Wide SO (derate 10mW/ $^\circ C$ above $+70^\circ C$).....	800mW
Junction-to-Ambient Thermal Resistance in Still Air	
Single-Layer PC Board	
20-Pin Wide SO.....	$+100^\circ C/W$

Junction-to-Ambient Thermal Resistance with 500LFPM Airflow	
Single-Layer PC Board	
20-Pin Wide SO.....	$+58^\circ C/W$
Junction-to-Case Thermal Resistance	
20-Pin Wide SO.....	$+20^\circ C/W$
Operating Temperature Range.....	$-40^\circ C$ to $+85^\circ C$
Junction Temperature.....	$+150^\circ C$
Storage Temperature Range.....	$-65^\circ C$ to $+150^\circ C$
ESD Protection	
Human Body Model (Inputs and Outputs).....	2kV
Lead Temperature (soldering, 10s).....	$+300^\circ C$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} - V_{EE} = 3.0V$ to $5.5V$, outputs loaded with $50\Omega \pm 1\%$ to $V_{CC} - 2V$, SEL = high or low, \bar{EN} = low, unless otherwise noted. Typical values are at $V_{CC} - V_{EE} = 5.0V$, $V_{IH} = V_{CC} - 1V$, $V_{ILD} = V_{CC} - 1.5V$.) (Notes 1, 2, 3)

PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SINGLE-ENDED INPUTS (SCLK, SEL, \bar{EN})												
Input High Voltage	V_{IH}		$V_{CC} - 1.095$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	V	
Input Low Voltage	V_{IL}	$(V_{CC} - V_{EE}) \leq 4.2$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.575$	V	
		$(V_{CC} - V_{EE}) > 4.2V$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.575$		
Input Current	I_{IN}	$V_{IL}(\text{MIN}), V_{IH}(\text{MAX})$	-300	+300	-300	+300	-300	+300	-300	+300	μA	
DIFFERENTIAL INPUTS (CLK, \bar{CLK})												
Single-Ended Input High Voltage	V_{IH}	\bar{CLK} connected to V_{BB} , Figure 1	$V_{CC} - 1.095$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	$V_{CC} - 1.125$	V_{CC}	V	
Single-Ended Input Low Voltage	V_{IL}	\bar{CLK} connected to V_{BB} , Figure 1 $(V_{CC} - V_{EE}) \leq 4.2V$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.495$	V_{EE}	$V_{CC} - 1.575$	V	
		\bar{CLK} connected to V_{BB} , Figure 1 $(V_{CC} - V_{EE}) > 4.2V$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.495$	$V_{CC} - 4.2$	$V_{CC} - 1.575$		
High Voltage of Differential Input	V_{IH}		$V_{EE} + 1.2$	V_{CC}	V							
Low Voltage of Differential Input	V_{ILD}		V_{EE}	$V_{CC} - 0.095$	V							

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

DC ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} - V_{EE} = 3.0V$ to $5.5V$, outputs loaded with $50\Omega \pm 1\%$ to $V_{CC} - 2V$, SEL = high or low, $\overline{EN} = \text{low}$, unless otherwise noted. Typical values are at $V_{CC} - V_{EE} = 5.0V$, $V_{IH} = V_{CC} - 1V$, $V_{IL} = V_{CC} - 1.5V$.) (Notes 1, 2, 3)

PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Differential Input Voltage	$V_{IH} - V_{IL}$		0.095	3.0	0.095	3.0	0.095	3.0	0.095	3.0	V	
Input Current	I_{IN}	$V_{IH}, V_{IL}, V_{IH}, V_{IL}$	-300	+300	-300	+300	-300	+300	-300	+300	μA	
OUTPUTS (Q₁, Q₂)												
Single-Ended Output High Voltage	V_{OH}	Figure 1	$V_{CC} - 1.085$	$V_{CC} - 0.865$	$V_{CC} - 1.025$	$V_{CC} - 0.865$	$V_{CC} - 1.025$	$V_{CC} - 0.865$	$V_{CC} - 1.025$	$V_{CC} - 0.865$	V	
Single-Ended Output Low Voltage	V_{OL}	Figure 1	$V_{CC} - 1.910$	$V_{CC} - 1.555$	$V_{CC} - 1.840$	$V_{CC} - 1.620$	$V_{CC} - 1.810$	$V_{CC} - 1.620$	$V_{CC} - 1.810$	$V_{CC} - 1.620$	V	
Differential Output Voltage	$V_{OH} - V_{OL}$	Figure 1	550	910	550	910	550	910	550	910	mV	
REFERENCE (V_{BB})												
Reference Voltage Output (Note 4)	V_{BB}	$I_{BB} = \pm 0.5mA$	$V_{CC} - 1.40$	$V_{CC} - 1.19$	$V_{CC} - 1.40$	$V_{CC} - 1.22$	$V_{CC} - 1.48$	$V_{CC} - 1.22$	$V_{CC} - 1.48$	$V_{CC} - 1.22$	V	
POWER SUPPLY												
Supply Current (Note 5)	I_{EE}		30	40	32	40	34	43	34	43	mA	

MAX9316A

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

AC ELECTRICAL CHARACTERISTICS

($V_{CC} - V_{EE} = 3.0V$ to $5.5V$, outputs are loaded with $50\Omega \pm 1\%$ to $V_{CC} - 2V$, input frequency $\leq 1.5\text{GHz}$, input transition time = 125ps (20% to 80%), SEL = high or low, $\overline{EN} = \text{low}$, $V_{IH} = V_{EE} + 1.2V$ to V_{CC} , $V_{IL} = V_{EE}$ to $V_{CC} - 0.15V$, $V_{IH} - V_{IL} = 0.15V$ to $3V$, unless otherwise noted. Typical values are at $V_{CC} - V_{EE} = 5.0V$.) (Notes 1, 6)

PARAMETER	SYMBOL	CONDITIONS	-40°C			+25°C			+85°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
CLK to Q_ Delay (Differential)	t_{PLHD1} , t_{PHLD1}	Figure 2	290	400	310	440	300	520	300	520	520	ps
SCLK to Q_ Delay	t_{PLHD3} , t_{PHLD3}	$V_{IL} = V_{CC} - 1.55V$, $V_{IH} = V_{CC} - 1.09V$, Figure 3	290	400	310	440	300	520	300	520	520	ps
Output-to-Output Skew (Note 7)	t_{SKOO}		5	30	20	40	20	50	20	50	50	ps
Part-to-Part Skew (Note 8)	t_{SKPP}			110		130		220		220	220	ps
Added Random Jitter (Note 9)	t_{RJ}	$f_{IN} = 1.5\text{GHz}$ clock	0.8	1.2	0.8	1.2	0.8	1.2	0.8	1.2	1.2	ps (RMS)
Added Deterministic Jitter (Note 9)	t_{DJ}	1.5Gbps $2E^{23}$ - 1 PRBS pattern	50	70	50	70	50	70	50	70	70	Psp-P
Switching Frequency	f_{MAX}	$(V_{OH} - V_{OL}) \geq 400\text{mV}$, Figure 2	1.5		1.5		1.5		1.5		1.5	GHz
Output Rise/Fall Time (20% to 80%)	t_R , t_F	Figure 2	80	120	90	130	90	145	90	145	145	ps

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters are production tested at $T_A = +25^\circ\text{C}$ and guaranteed by design over the full operating temperature range.

Note 4: Use V_{BB} only for inputs that are on the same device as the V_{BB} reference.

Note 5: All pins are open except V_{CC} and V_{EE} .

Note 6: Guaranteed by design and characterization. Limits are set at ± 6 sigma.

Note 7: Measured between outputs of the same part at the signal crossing points for a same-edge transition.





Note 8: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.

Note 9: Device jitter added to a jitter-free input signal.

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

Typical Operating Characteristics

($V_{CC} = 5.0V$, $V_{IHD} = V_{CC} - 1V$, $V_{ILD} = V_{CC} - 1.15V$, input transition time = 125ps (20% to 80%), $f_{IN} = 1.5GHz$, outputs loaded with 50Ω to $(V_{CC} - 2V)$, $T_A = +25^\circ C$, unless otherwise noted.)



MAX316A

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

Pin Description

PIN	NAME	FUNCTION
1	Q0	Noninverting Q0 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
2	$\overline{Q0}$	Inverting Q0 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
3	Q1	Noninverting Q1 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
4	$\overline{Q1}$	Inverting Q1 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
5	Q2	Noninverting Q2 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
6	$\overline{Q2}$	Inverting Q2 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
7	Q3	Noninverting Q3 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
8	$\overline{Q3}$	Inverting Q3 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
9	Q4	Noninverting Q4 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
10	$\overline{Q4}$	Inverting Q4 Output. Typically terminate with 50Ω resistor to (VCC - 2V).
11	V _{EE}	Negative Supply Voltage
12	SEL	Clock Select Input (Single Ended). Drive low to select the CLK, \overline{CLK} input. Drive high to select the SCLK input. The SEL threshold is equal to V _{BB} . Internal 30kΩ pulldown to V _{EE} and 30kΩ pullup to V _{CC} .
13	V _{BB}	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass with a 0.01μF ceramic capacitor to V _{CC} ; otherwise, leave it unconnected.
14	\overline{CLK}	Inverting Differential Clock Input. Internal 45kΩ pullup to V _{CC} and 45kΩ pulldown to V _{EE} .
15	CLK	Noninverting Differential Clock Input. Internal 30kΩ pulldown to V _{EE} and 45kΩ pullup to V _{CC} .
16	SCLK	Single-Ended Clock Input. Internal 30kΩ pulldown to V _{EE} and 45kΩ pullup to V _{CC} .
17	N.C.	Not Internally Connected. Solder to PC board for package thermal dissipation.
18, 20	V _{CC}	Positive Supply Voltage. Bypass V _{CC} to V _{EE} with 0.1μF and 0.01μF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
19	\overline{EN}	Output Enable Input. Outputs are synchronously enabled on the falling edge of the clock input when \overline{EN} is low. Outputs are synchronously set to low on the falling edge of the clock input when \overline{EN} is high. Internal 30kΩ pulldown to V _{EE} and 30kΩ pullup to V _{CC} .

Detailed Description

The MAX9316A is a low-skew, 1-to-5 differential driver designed for clock or data distribution. A 2-to-1 MUX selects one of the two clock inputs, CLK, \overline{CLK} and SCLK. The CLK and \overline{CLK} inputs are differential while the SCLK is single ended. The MUX is switched by the single-ended SEL input. A logic low selects the CLK input and a logic high selects the SCLK input. The SEL logic threshold is set by the internal voltage reference V_{BB}. SEL input can be driven by V_{CC} and V_{EE} or by a single-ended (LV)PECL/(LV)ECL signal. The selected input is reproduced at five differential outputs, Q0 to Q4.

Synchronous Enable

The MAX9316A is synchronously enabled and disabled with outputs in the low state to eliminate shortened clock pulses. \overline{EN} is connected to the input of an edge-triggered D flip-flop. After power-up, drive \overline{EN} low and toggle the selected clock input to enable the outputs. The outputs are enabled on the falling edge of the selected clock input after \overline{EN} goes low. The outputs are disabled to a low state on the falling edge of the selected clock input after \overline{EN} goes high. The threshold for \overline{EN} is equal to V_{BB}.

Power Supply

For interfacing to differential HSTL and (LV)PECL signals, the V_{CC} range is from 3.0 to 5.5V (with V_{EE}

1:5 Differential (LV)PECL/(LV)ECL/HSTL Clock and Data Driver

grounded), allowing high-performance clock or data distribution in systems with a nominal 5.0V supply. For interfacing to differential (LV)ECL, the VEE range is -3.0V to -5.5V (with VCC grounded). Output levels are referenced to VCC and are considered (LV)PECL or (LV)ECL, depending on the level of the VCC supply. With VCC connected to a positive supply and VEE connected to ground, the outputs are (LV)PECL. The outputs are (LV)ECL when VCC is connected to ground and VEE is connected to a negative supply.

Input Bias Resistors

When the CLK and $\overline{\text{CLK}}$ inputs are open, the internal bias resistors set the inputs to differential low state. The inverting input ($\overline{\text{CLK}}$) is biased with a $45\text{k}\Omega$ pullup to VCC and a $45\text{k}\Omega$ pulldown to VEE. The noninverting input (CLK) and SCLK are biased with a $45\text{k}\Omega$ pullup to VCC and a $30\text{k}\Omega$ pulldown to VEE. The single-ended inputs (SEL, $\overline{\text{EN}}$) are each biased with a $30\text{k}\Omega$ pulldown to VEE and a $30\text{k}\Omega$ pullup to VCC.

Differential Clock Input Limits

The maximum magnitude of the differential signal applied to the differential clock input is 3.0V. This limit also applies to the difference between any reference voltage input and a single-ended input. Specifications for the high and low voltages of a differential input (VIHD and VILD) and the differential input voltage ($\text{VIHD} - \text{VILD}$) apply simultaneously.

Single-Ended Clock Input and VBB

The differential clock input can be configured to accept a single-ended input. This is accomplished by connecting the on-chip reference voltage, VBB, to the inverting or noninverting input of the differential input as a reference. For example, the differential CLK, $\overline{\text{CLK}}$ input is converted to a noninverting, single-ended input by connecting VBB to $\overline{\text{CLK}}$ and connecting the single-ended input signal to CLK. Similarly, an inverting configuration is obtained by connecting VBB to CLK and connecting the single-ended input to $\overline{\text{CLK}}$. With a differential input configured as single ended (using VBB), the single-ended input can be driven to VCC and VEE or with a single-ended (LV)PECL/(LV)ECL signal. Note that the single-ended input must be least $\text{VBB} \pm 95\text{mV}$ or a differential input of at least 95mV to switch the outputs to the VOH and VOL levels specified in the *DC Electrical Characteristics* table.

When using the VBB reference output, bypass it with a $0.01\mu\text{F}$ ceramic capacitor to VCC. If the VBB reference is not used, leave it open. The VBB reference can source or sink 0.5mA. Use VBB only for an input that is on the same device as the VBB reference.

Applications Information

Supply Bypassing

Bypass VCC to VEE with high-frequency, surface-mount, ceramic, $0.1\mu\text{F}$ and $0.01\mu\text{F}$ capacitors in parallel as close to the device as possible, with the $0.01\mu\text{F}$ capacitor closest to the device. Use multiple parallel vias to minimize parasitic inductance. When using the VBB reference output, bypass it with a $0.01\mu\text{F}$ ceramic capacitor to VCC (if the VBB reference is not used, it can be left open).

Controlled-Impedance Traces

Input and output trace characteristics affect the performance of the MAX9316A. Connect input and output signals with 50Ω characteristic impedance traces. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50Ω characteristic impedance through cables and connectors. Reduce skew within a differential pair by matching the electrical length of the traces.

Output Termination

Terminate outputs with 50Ω to VCC - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and $\overline{\text{Q0}}$.

Chip Information

TRANSISTOR COUNT: 616

PROCESS: Bipolar

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver




Figure 1. MAX9316A Switching Characteristics with Single-Ended Input




Figure 2. MAX9316A Timing Diagram

1:5 Differential (LV)PECL/(LV)ECL/HSTL Clock and Data Driver

MAX9316A




Figure 3. MAX9316A Timing Diagram for SCLK





Figure 4. MAX9316A \bar{EN} Timing Diagram

1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver


Functional Diagram



1:5 Differential (LV)PECL/(LV)ECL/ HSTL Clock and Data Driver

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

11

MAX9316A