捷多邦,专业PCB打样工厂,24小时加急出货

June 2003

N**ational** Semiconductor ADCS7476/ADCS7477/ADCS7478

1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

General Description

The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital converters that operate at 1 MSPS. The ADCS7476/77/78 are drop-in replacements for Analog Devices' AD7476/77/78. Each device is based on a successive approximation register architecture with internal track-and-hold. The serial interface is compatible with several standards, such as SPI™, QSPI[™], MICROWIRE[™], and many common DSP serial interfaces.

The ADCS7476/77/78 uses the supply voltage as a reference. This enables the devices to operate with a full-scale input range of 0 to V_{DD} . The conversion rate is determined from the serial clock (SCLK) speed. These converters offer a shutdown mode, which can be used to trade throughput for power consumption. The ADCS7476/77/78 is operated with a single supply that can range from +2.7V to +5.25V. Normal power consumption during continuous conversion, using a +3V or +5V supply, is 2 mW or 10 mW respectively. The power down feature, which is enabled by a chip select (\overline{CS}) pin, reduces the power consumption to under 5 µW using a +5V supply. All three converters are packaged in a 6-lead, SOT-23 package that provides an extremely small footprint for applications where space is a critical consideration. These products are designed for operation over the automotive/extended industrial temperature range of -40°C to +125°C.

Features

- Variable power management
- Packaged in 6-lead, SOT-23
- Power supply used as reference
- Single +2.7V to +5.25V supply operation
- SPI™/QSPI™/MICROWIRE™/DSP compatible

Key Specifications

- Resolution with no Missing Codes
- Conversion Rate 1 MSPS +0.5, -0.3 LSB (typ)

- Power Consumption

3V Supply 5V Supply

2 mW (typ) 10 mW (typ)

12/10/8 bits

± 0.4 LSB (typ)

Applications

- Automotive Navigation
- FA/ATM Equipment
- Portable Systems
- Medical Instruments
- Mobile Communications
- Instrumentation and Control Systems



ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

Ordering Information

Order Code Temperature Range		Description	Top Mark
ADCS7476AIMF	–40°C to +125°C	6-Lead, SOT-23 Package	X01A
ADCS7477AIMF -40°C to +85°C		6-Lead, SOT-23 Package	X02A
ADCS7478AIMF –40°C to +85°C		6-Lead, SOT-23 Package	X03A
ADCS7476AIMFX -40°C to +125°C		6-Lead SOT-23 Package, Tape & Reel	X01A
ADCS7477AIMFX –40°C to +85°C		6-Lead SOT-23 Package, Tape & Reel	X02A
ADCS7478AIMFX	–40°C to +85°C	6-Lead SOT-23 Package, Tape & Reel	X03A

Pin Descriptions

Pin No.	Symbol	Description		
ANALOG I/	0			
3	V _{IN}	Analog input. This signal can range from 0V to V _{DD} .		
DIGITAL I/C)			
		Digital clock input. The range of frequencies for this input is 10 kHz to 20 MHz, with		
4	SCLK	guaranteed performance at 20 MHz. This clock directly controls the conversion and readout		
		processes.		
5	SDATA	Digital data output. The output words are clocked out of this pin by the SCLK pin.		
6	CS	Chip select. A conversion process begins on the falling edge of \overline{CS} .		
POWER SU	IPPLY			
		Positive supply pin. These pins should be connected to a quiet +2.7V to +5.25V source and		
1	V _{DD}	bypassed to GND with 0.1 μF and 1 μF monolithic capacitors located within 1 cm of the		
I	V DD	power pin. The ADCS7476/77/78 uses this power supply as a reference, so it should be		
		thoroughly bypassed.		
2	GND	The ground return for the supply.		

Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage V _{DD}	-0.3V to +6.5V
Voltage on Any Analog Pin to GND	–0.3V to V _{DD} +0.3V
Voltage on Any Digital Pin to GND	-0.3V to 6.5V
Input Current at Any Pin (Note 3)	±10 mA
ESD Susceptibility	
Human Body Model	3500V
Machine Model	200V
Soldering Temperature, Infrared,	
10 seconds	215°C
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C

Operating Ratings

Operating Temperature Range	$T_{MIN} = -40^{\circ}C \le T_{A}$
	$\leq T_{MAX} = +125^{\circ}C$
V _{DD} Supply Voltage	+2.7V to +5.25V
Digital Input Pins Voltage Range	
(Note 4)	+2.7V to +5.25V

Package Thermal Resistance

Package	$\mathbf{AL}^{\mathbf{\theta}}$
6-Lead, SOT-23	265°C / W

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2)

ADCS7476 Converter Electrical Characteristics

Symbol	Parameter	Conditions	Typical	Limits	Units
STATIC C	ONVERTER CHARACTERISTICS (VDI	_o = 2.7V to 3.6V)	•		
	Resolution with No Missing Codes	$-40^{\circ}C \le T_A \le 125^{\circ}C$		12	Bits
		$-40^{\circ}C \le T_A \le 85^{\circ}C$	±0.4	±1	LSB (max)
INL	Integral Non-Linearity	T _A = 125°C		+1	LSB (min)
		$T_{A} = 125 \text{ C}$		-1.1	LSB (max)
		$-40^{\circ}C \le T_{A} \le 85^{\circ}C$	+0.5	+1	LSB (max)
DNL	Differential Non-Linearity	$-40.0 \leq T_A \leq 05.0$	-0.3	-0.9	LSB (min)
		$T_A = 125^{\circ}C$		±1	LSB (max)
V _{OFF}	Offset Error	$-40^{\circ}C \le T_A \le 125^{\circ}C$	±0.1	±1.2	LSB (max)
GE	Gain Error	$-40^{\circ}C \le T_A \le 125^{\circ}C$	±0.2	±1.2	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS (f	_{IN} = 100 kHz, -0.02 dBFS sine wave	unless otherwis	e noted)	
SINAD	Signal-to-Noise Plus Distortion Ratio	$-40^{\circ}C \le T_A \le 125^{\circ}C$	72	70	dB (min)
SNR		$-40^{\circ}C \le T_A \le 85^{\circ}C$	72.5	70.8	dB (min)
SINH	Signal-to-Noise Ratio	T _A = 125°C		70.6	dB (min)
THD	Total Harmonic Distortion		-80		dB
SFDR	Spurious-Free Dynamic Range		82		dB
	Intermodulation Distortion, Second Order Terms	f _a = 103.5 kHz, f _b = 113.5 kHz	-78		dB
IMD	Intermodulation Distortion, Third Order Terms	f _a = 103.5 kHz, f _b = 113.5 kHz	-78		dB
		+5V Supply	11		MHz
FPBW	-3 dB Full Power Bandwidth	+3V Supply	8		MHz
POWER S	SUPPLY CHARACTERISTICS				1
M	Quarter Malta an	10°0 < T < 105°0		2.7	V (min)
V_{DD}	Supply Voltage	$-40^{\circ}C \le T_A \le 125^{\circ}C$		5.25	V (max)

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued)

ADCS7476 Converter Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Typical	Limits	Units
POWER S	SUPPLY CHARACTERISTICS				
	Normal Mode (Static)	V_{DD} = +4.75V to +5.25V, SCLK On or Off	2		mA
		$V_{DD} = +2.7V$ to +3.6V, SCLK On or Off	1		mA
I _{DD}	Normal Mode (Operational)	V_{DD} = +4.75V to +5.25V, f _{SAMPLE} = 1 MSPS	2.0	3.5	mA (max)
		$V_{DD} = +2.7V$ to +3.6V, $f_{SAMPLE} = 1$ MSPS	0.6	1.6	mA (max)
	Shutdown Mode	V_{DD} = +5V, SCLK Off	0.5		μA
		V_{DD} = +5V, SCLK On	60		μA
	Power Consumption, Normal Mode	V_{DD} = +5V, f_{SAMPLE} = 1 MSPS	10	17.5	mW (max)
P _D	(Operational)	V_{DD} = +3V, f_{SAMPLE} = 1 MSPS	2	4.8	mW (max)
ГD	Bower Consumption, Shutdown Mode	V_{DD} = +5V, SCLK Off	2.5		μW
	Power Consumption, Shutdown Mode	V _{DD} = +3V, SCLK Off	1.5		μW
ANALOG	INPUT CHARACTERISTICS				
V _{IN}	Input Range		0 to V _{DD}		V
IDCL	DC Leakage Current			±1	μA (max)
CINA	Analog Input Capacitance		30		рF
DIGITAL	INPUT CHARACTERISTICS				
V _{IH}	Input High Voltage			2.4	V (min)
V		$V_{DD} = +5V$		0.8	V (max)
V _{IL}	Input Low Voltage	$V_{DD} = +3V$		0.4	V (max)
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{DD}$	±10 nA	±1	μA (max)
CIND	Digital Input Capacitance		2	4	pF (max)
DIGITAL	OUTPUT CHARACTERISTICS				
V _{он}	Output High Voltage	I _{SOURCE} = 200 μA, V _{DD} = +2.7V to +5.25V		V _{DD} -0.2	V (min)
V _{OL}	Output Low Voltage	I _{SINK} = 200 μA		0.4	V (max)
I _{OL}	TRI-STATE Leakage Current			±10	μA (max)
С _{оит}	TRI-STATE Output Capacitance		2	4	pF (max)
	Output Coding		Strai	ght (Natural)	Binary
AC ELEC	TRICAL CHARACTERISTICS				
f _{SCLK}	Clock Frequency			20	MHz (max)
DC	SCLK Duty Cycle			40 60	% (min) % (max)
t _{TH}	Track/Hold Acquisition Time			400	ns (max)
f _{RATE}	Throughput Rate	See Serial Interface Section		1	MSPS (max)
t _{AD}	Aperture Delay		3		ns
t _{AJ}	Aperture Jitter		30		ps

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued)

ADCS7477 Converter Electrical Characteristics

Symbo	I Parameter	Conditions	Typical	Limits	Units
STATIC	CONVERTER CHARACTERISTICS				•
	Resolution with No Missing Codes			10	Bits
INL	Integral Non-Linearity		±0.2	±0.7	LSB (max)
	Differential Nen Linearity		+0.3	+0.7	LSB (max
DNL	Differential Non-Linearity		-0.2	±0.7	LSB (max
V _{OFF}	Offset Error		±0.1	±0.7	LSB (max
GE	Gain Error		±0.2	±1	LSB (max
DYNAM	IC CONVERTER CHARACTERISTICS		· · ·		•
SINAD	Signal-to-Noise Plus Distortion Ratio	f _{IN} = 100 kHz	61.7	61	dBFS (min
SNR	Signal-to-Noise Ratio	f _{IN} = 100 kHz	62		dB
THD	Total Harmonic Distortion	f _{IN} = 100 kHz	-77	-73	dB (max)
SFDR	Spurious-Free Dynamic Range	f _{IN} = 100 kHz	78	74	dB (min)
	Intermodulation Distortion, Second Order Terms	f _a = 103.5 kHz, f _b = 113.5 kHz	-78		dB
IMD	Intermodulation Distortion, Third Order Terms	f _a = 103.5 kHz, f _b = 113.5 kHz	-78		dB
		+5V Supply	11		MHz
FPBW	-3 dB Full Power Bandwidth	+3V Supply	8		MHz
POWER	SUPPLY CHARACTERISTICS		I		1
.,				2.7	V (min)
V_{DD}	Supply Voltage			5.25	V (max)
	Normal Mode (Static)	V_{DD} = +4.75V to +5.25V, SCLK On or Off	2		mA
		$V_{DD} = +2.7V$ to +3.6V, SCLK On or Off	1		mA
I _{DD}	Normal Mode (Operational)	$V_{DD} = +4.75V$ to +5.25V, $f_{SAMPLE} = 1$ MSPS	2.0	3.5	mA (max)
		$V_{DD} = +2.7V$ to +3.6V, $f_{SAMPLE} = 1$ MSPS	0.6	1.6	mA (max)
	Chutdawa Mada	$V_{DD} = +5V$, SCLK Off	0.5		μA (max)
	Shutdown Mode	V _{DD} = +5V, SCLK On	60		μA (max)
	Power Consumption, Normal Mode	$V_{DD} = +5V, f_{SAMPLE} = 1 MSPS$	10	17.5	mW (max
D	(Operational)	$V_{DD} = +3V$, $f_{SAMPLE} = 1$ MSPS	2	4.8	mW (max
P _D	Deven Organization Obvitations Martic	V _{DD} = +5V, SCLK Off	2.5		µW (max)
	Power Consumption, Shutdown Mode	V _{DD} = +3V, SCLK Off	1.5		µW (max)
ANALO	G INPUT CHARACTERISTICS		· · ·		•
V _{IN}	Input Range		0 to V _{DD}		V
IDCL	DC Leakage Current			±1	µA (max)
C _{INA}	Analog Input Capacitance		30		pF
	INPUT CHARACTERISTICS		, I		
V _{IH}	Input High Voltage			2.4	V (min)
		$V_{DD} = +5V$		0.8	V (max)
VIL	Input Low Voltage	$V_{DD} = +3V$		0.4	V (max)
I _{IN}	Input Current	$V_{\rm IN} = 0V \text{ or } V_{\rm DD}$	±10 nA	±1	µA (max)
	r · · · · ·	עטיייייון		-	

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued)

ADCS7477 Converter Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Typical	Limits	Units	
DIGITAL	OUTPUT CHARACTERISTICS					
V _{OH}	Output High Voltage	I _{SOURCE} = 200 μA, V _{DD} = +2.7V to +5.25V		V _{DD} -0.2	V (min)	
V _{OL}	Output Low Voltage	Ι _{SINK} = 200 μΑ		0.4	V (max)	
I _{OL}	TRI-STATE Leakage Current			±10	µA (max)	
C _{OUT}	TRI-STATE Output Capacitance		2	4	pF (max)	
	Output Coding		Strai	Straight (Natural) Binary		
AC ELEC	TRICAL CHARACTERISTICS					
f _{SCLK}	Clock Frequency			20	MHz (max)	
DC	SCLK Duty Cycle			40	% (min)	
00				60	% (max)	
t _{TH}	Track/Hold Acquisition Time			400	ns (max)	
f _{RATE}	Throughput Rate	See Serial Interface Section		1	MSPS (max)	
t _{AD}	Aperture Delay		3		ns	
t _{AJ}	Aperture Jitter		30		ps	

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued)

ADCS7478 Converter Electrical Characteristics

Symbo	Parameter	Conditions	Typical	Limits	Units
STATIC	CONVERTER CHARACTERISTICS				1
	Resolution with No Missing Codes			8	Bits
INL	Integral Non-Linearity		±0.05	±0.3	LSB (max)
DNL	Differential Non-Linearity		±0.07	±0.3	LSB (max)
V _{OFF}	Offset Error		±0.03	±0.3	LSB (max)
GE	Gain Error		±0.08	±0.4	LSB (max)
	Total Unadjusted Error		±0.07	±0.3	LSB (max)
DYNAM	IC CONVERTER CHARACTERISTICS				- (- ,
SINAD	Signal-to-Noise Plus Distortion Ratio	f _{IN} = 100 kHz	49.7	49	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 100 \text{ kHz}$	49.7	-	dB
THD	Total Harmonic Distortion	$f_{IN} = 100 \text{ kHz}$	-77	-65	dB (max)
SFDR	Spurious-Free Dynamic Range	$f_{IN} = 100 \text{ kHz}$	69	65	dB (min)
	Intermodulation Distortion, Second Order Terms	$f_a = 103.5 \text{ kHz}, f_b = 113.5 \text{ kHz}$	-68		dB
IMD	Intermodulation Distortion, Third Order Terms	f _a = 103.5 kHz, f _b = 113.5 kHz	-68		dB
	2 dB Full Dower Benchwidth	+5V Supply	11		MHz
FPBW	-3 dB Full Power Bandwidth	+3V Supply	8		MHz
POWER	SUPPLY CHARACTERISTICS				•
V _{DD}	Supply Voltage			2.7 5.25	V (min) V (max)
	Normal Mode (Static) Normal Mode (Operational)	V_{DD} = +4.75V to +5.25V, SCLK On or Off	2		mA
		V_{DD} = +2.7V to +3.6V, SCLK On or Off	1		mA
I _{DD}		V_{DD} = +4.75V to +5.25V, f _{SAMPLE} = 1 MSPS	2.0	3.5	mA (max)
		V _{DD} = +2.7V to +3.6V, f _{SAMPLE} = 1 MSPS	0.6	1.6	mA (max)
	Shutdown Mode	$V_{DD} = +5V$, SCLK Off	0.5		μA (max)
	Shaldown Mode	$V_{DD} = +5V$, SCLK On	60		μA (max)
	Power Consumption, Normal Mode	$V_{DD} = +5V, f_{SAMPLE} = 1 MSPS$	10	17.5	mW (max)
Б	(Operational)	$V_{DD} = +3V$, $f_{SAMPLE} = 1$ MSPS	2	4.8	mW (max)
P _D	Power Consumption= Shutdown	$V_{DD} = +5V$, SCLK Off	2.5		µW (max)
	Mode	$V_{DD} = +3V$, SCLK Off	1.5		µW (max)
ANALO	G INPUT CHARACTERISTICS				
V _{IN}	Input Range		0 to V _{DD}		V
I _{DCL}	DC Leakage Current			±1	µA (max)
C _{INA}	Analog Input Capacitance		30		pF
	L INPUT CHARACTERISTICS				
V _{IH}	Input High Voltage			2.4	V (min)
		$V_{DD} = +5V$		0.8	V (max)
VIL	Input Low Voltage	$V_{DD} = +3V$		0.4	V (max)
I _{IN}	Digital Input Current	$V_{IN} = 0V \text{ or } V_{DD}$	±10 nA	±1	µA (max)
C _{IND}	Input Capacitance		2	4	pF(max)

ADCS7476/ADCS7477/ADCS7478 Specifications(Note 2) (Continued)

ADCS7478 Converter Electrical Characteristics (Continued)

The following specifications apply for V_{DD} = +2.7V to 5.25V, f_{SCLK} = 20 MHz, f_{SAMPLE} = 1 MSPS unless otherwise noted. Bold-face limits apply for T_A = -40°C to +85°C: all other limits T_A = 25°C, unless otherwise noted.

Symbol	Parameter	Conditions	Typical	Limits	Units	
DIGITAL	OUTPUT CHARACTERISTICS		·	•		
V _{OH}	Output High Voltage	$I_{SOURCE} = 200 \ \mu A,$ $V_{DD} = +2.7V \ to \ +5.25V$		V _{DD} -0.2	V (min)	
V _{OL}	Output Low Voltage	I _{SINK} = 200 μA		0.4	V (max)	
I _{OL}	TRI-STATE Leakage Current			±10	μA (max)	
C _{OUT}	TRI-STATE Output Capacitance		2	4	pF (max)	
	Output Coding		Strai	Straight (Natural) Binary		
AC ELEC	TRICAL CHARACTERISTICS		·			
f _{SCLK}	Clock Frequency			20	MHz (max)	
DC	SCLK Duty Cycle			40	% (min)	
DC	SCER Duly Cycle			60	% (max)	
t _{TH}	Track/Hold Acquisition Time			400	ns (max)	
f _{RATE}	Throughput Rate	See Applications Section		1	MSPS (min)	
t _{AD}	Aperture Delay		3		ns	
t _{AJ}	Aperture Jitter		30		ps	

Note 1: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not implied. Exposure to maximum ratings for extended periods may affect device reliability.

Note 2: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 3: Except power supply pins.

Note 4: Independent of supply voltage.

Timing Test Circuit



ADCS7476/ADCS7477/ADCS7478

ADCS7476/ADCS7477/ADCS7478 Timing Specifications

The following specifications apply for V_{DD} = +2.7V to 5.25V, f_{SCLK} = 20 MHz, **Boldface limits apply for T_A = -40°C to +85°C**: all other limits T_A = 25°C, unless otherwise noted. (Note 9)

Symbol	Parameter	Conditions	Typical	Limits	Units
t _{CONVERT}			16 x t _{SCLK}		
t _{QUIET}	(Note 5)			50	ns (min)
t ₁	Minimum CS Pulse Width			10	ns (min)
t ₂	CS to SCLK Setup Time			10	ns (min)
t ₃	Delay from CS Until SDATA TRI-STATE® Disabled (Note 6)			20	ns (max)
+	Data Access Time after SCLK Falling	V _{DD} = +2.7 to +3.6		40	ns (max)
t ₄	Edge(Note 7)	V _{DD} = +4.75 to +5.25		20	ns (max)
t ₅	SCLK Low Pulse Width			0.4 x	ns (min)
ι ₅				t _{sclk}	
t ₆	SCLK High Pulse Width			0.4 x	ns (min)
* 0				t _{SCLK}	
t ₇	SCLK to Data Valid Hold Time	V _{DD} = +2.7 to +3.6		7	ns (min)
۲7		V _{DD} = +4.75 to +5.25		5	ns (min)
		V _{DD} = +2.7 to +3.6		25	ns (max)
+	SCLK Falling Edge to SDATA High	$V_{DD} = +2.7 \ 10 + 3.6$		6	ns (min)
t ₈	Impedance (Note 8)	V		25	ns (max)
		V _{DD} = +4.75 to +5.25		5	ns (min)
t _{POWER-UP}	Power-Up Time from Full Power-Down		1		μs

Note 5: Minimum Quiet Time Required Between Bus Relinquish and Start of Next Conversion

Note 6: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V.

Note 7: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V or 2.0V.

Note 8: t_8 is derived from the time taken by the outputs to change by 0.5V with the loading circuit shown above. The measured number is then adjusted to remove the effects of charging or discharging the 25pF capacitor. This means t_8 is the true bus relinquish time, independent of the bus loading.

Note 9: All input signals are specified as t_{r} = t_{f} = 5 ns (10% to 90% $V_{DD})$ and timed from 1.6V.

Specification Definitions

APERTURE DELAY is the time after the falling edge of \overline{CS} to when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (V_{REF} - 1.5 LSB for ADCS7476 and ADCS7477, V_{REF} - 1 LSB for ADCS7478), after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ($\frac{1}{2}$ LSB below the first code transition) through positive full scale ($\frac{1}{2}$ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the either the two second order or all four third order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in dBFS. **MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADCS7476/77/78 is guaranteed not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB for the ADCS7476 and ADCS7477, and GND + 1 LSB for the ADCS7478).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log
$$\sqrt{\frac{f_2^2 + \ldots + f_6^2}{f_1^2}}$$

where f_1 is the RMS power of the fundamental (output) frequency and f_2 through f_6 are the RMS power in the first 5 harmonic frequencies.

TOTAL UNADJUSTED ERROR is a comprehensive specification which includes gain error, linearity error, and offset error.













FIGURE 3. ADCS7478 Serial Interface Timing Diagram













Applications Information

1.0 ADCS7476/77/78 OPERATION

The ADCS7476/77/78 are successive-approximation analog-to-digital converters designed around a charge-redistribution digital-to-analog converter. Simplified schematics of the ADCS7476/77/78 in both track and hold operation are shown in Figures 4 and 5, respectively. In Figure 4, the device is in track mode: switch SW1 connects the sampling capacitor to the input, and SW2 balances the comparator inputs. The device is in this state until $\overline{\text{CS}}$ is brought low, at which point the device moves to hold mode.

V_{IN}

SW1

 Figure 5 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK.



20057709

FIGURE 4. ADCS7476/77/78 in Track Mode





2.0 USING THE ADCS7476/77/78

Serial interface timing diagrams for the ADCS7476/77/78 are shown in Figures 1, 2, and 3. \overline{CS} is chip select, which initiates conversions on the ADCS7476/77/78 and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream.

Basic operation of the ADCS7476/77/78 begins with \overline{CS} going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK will be labelled with reference to the falling edge of \overline{CS} ; for example, "the third falling edge of SCLK" shall refer to the third falling edge of SCLK after \overline{CS} goes low.

At the fall of \overline{CS} , the SDATA pin comes out of TRI-STATE, and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of \overline{CS} . The converter moves from hold mode to track mode on the 13th rising edge of SCLK (see Figure 1, 2, or 3).

The SDATA pin will be placed back into TRI-STATE after the 16th falling edge of SCLK, or at the rising edge of \overline{CS} , whichever occurs first. After a conversion is completed, the quiet time t_{QUIET} must be satisfied before bringing \overline{CS} low again to begin another conversion.

Sixteen SCLK cycles are required to read a complete sample from the ADCS7476/77/78. The sample bits (including any leading or trailing zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADCS7476/77/78 will produce four leading zeroes on SDATA, followed by twelve, ten, or eight data bits, most significant first. After the data bits, the ADCS7477777 will clock out two trailing zeros, and the ADCS7478 will clock out four trailing zeros. The ADCS7476 will not clock out any trailing zeros; the least significant data bit will be valid on the 16th falling edge of SCLK.

Depending upon the application, the first edge on SCLK after $\overline{\text{CS}}$ goes low may be either a falling edge or a rising edge. If

Applications Information (Continued)

the first SCLK edge after \overline{CS} goes low is a rising edge, all four leading zeroes will be valid on the first four falling edges of SCLK. If instead the first SCLK edge after \overline{CS} goes low is a falling edge, the first leading zero may not be set up in time for a microprocessor or DSP to read it correctly. The remaining data bits are still clocked out on the falling edges of SCLK.

3.0 ADCS7476/77/78 TRANSFER FUNCTION

The output format of the ADCS7476/77/78 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB widths for the ADCS7476 is $V_{\rm DD}$ /

111...111 111...110 ADC CODE 111 ...000 $1LSB = V_{DD} / 4096 (ADCS7476)$ 011.. $1LSB = V_{DD} / 1024 (ADCS7477)$. . • 000...010 000...001 000...000 +V_{DD}-1.5LSB 0.5LSB 0٧ ANALOG INPUT 20057711





FIGURE 7. ADCS7478 Ideal Transfer Characteristic

4096; for the ADCS7477 the LSB width is $V_{\rm DD}$ / 1024; for the ADCS7478, the LSB width is $V_{\rm DD}$ / 256. The ideal transfer characteristic for the ADCS7476 and ADCS7477 is shown in Figure 6, while the ideal transfer characteristic for the ADCS7478 is shown in Figure 7.

Applications Information (Continued)

4.0 SAMPLE CIRCUIT



FIGURE 8. Sample Circuit

A typical application of the ADCS7476/77/78 is shown in Figure 8. The combined analog and digital supplies are provided in this example by the National LP2950 lowdropout voltage regulator, available in a variety of fixed and adjustable output voltages. The supply is bypassed with a capacitor network located close to the device. The three-wire interface is also shown connected to a microprocessor or DSP.

5.0 ANALOG INPUTS

An equivalent circuit for the ADCS7476/77/78 input channel is shown in Figure 9. The diodes D1 and D2 provide ESD protection for the analog inputs. At no time should an analog input exceed V_{DD} + 300 mV or GND - 300 mV, as these ESD diodes will begin conducting current into the substrate and affect ADC operation.

The capacitor C1 in Figure 9 typically has a value of 4 pF, and is mainly due to pin capacitance. The resistor R1 represents the on resistance of the multiplexer and track / hold switch, and is typically 100 ohms. The capacitor C2 is the ADCS7476/77/78 sampling capacitor, and is typically 26 pF.

The sampling nature of the analog input causes input current pulses that result in voltage spikes at the input. The ADCS7476/77/78 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. In applications where dynamic performance is critical, the input might need to be driven with a low output-impedance amplifier. In addition, when using the ADCS7476/77/78 to sample AC signals, a band-pass or low-pass filter will reduce harmonics and noise and thus improve THD and SNR.



FIGURE 9. Equivalent Input Circuit

6.0 DIGITAL INPUTS AND OUTPUTS

The ADCS7476/77/78 digital inputs (SCLK and \overline{CS}) are not limited by the same absolute maximum ratings as the analog inputs. The digital input pins are instead limited to +6.5V with respect to GND, regardless of V_{DD}, the supply voltage. This allows the ADCS7476/77/78 to be interfaced with a wide range of logic levels, independent of the supply voltage.

Note that, even though the digital inputs are tolerant of up to +6.5V above GND, the digital outputs are only capable of driving V_{DD} out. In addition, the digital input pins are not prone to latch-up; SCLK and \overline{CS} may be asserted before V_{DD} without any risk.

7.0 MODES OF OPERATION

The ADCS7476/77/78 has two possible modes of operation: normal mode, and shutdown mode. The ADCS7476/77/78 enters normal mode (and a conversion process is begun) when \overline{CS} is pulled low. The device will enter shutdown mode if \overline{CS} is pulled high before the tenth falling edge of SCLK after \overline{CS} is pulled low, or will stay in normal mode if \overline{CS} remains low. Once in shutdown mode, the device will stay there until \overline{CS} is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade-off throughput for power consumption.

8.0 NORMAL MODE

The best possible throughput is obtained by leaving the ADCS7476/77/78 in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously, CS must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing \overline{CS} low).

If CS is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE (truncating the output word).

Sixteen SCLK cycles are required to read all of a conversion word from the device. After sixteen SCLK cycles have elapsed, CS may be idled either high or low until the next conversion. If CS is idled low, it must be brought high again before the start of the next conversion, which begins when CS is again brought low.

After sixteen SCLK cycles, SDATA returns to TRI-STATE. Another conversion may be started, after $t_{\mbox{\scriptsize QUIET}}$ has elapsed, by bringing \overline{CS} low again.

9.0 SHUTDOWN MODE

Shutdown mode is appropriate for applications that either do not sample continuously, or are willing to trade throughput for power consumption. When the ADCS7476/77/78 is in shutdown mode, all of the analog circuitry is turned off.

To enter shutdown mode, a conversion must be interrupted by bringing \overline{CS} back high anytime between the second and tenth falling edges of SCLK, as shown in Figure 10. Once \overline{CS} has been brought high in this manner, the device will enter shutdown mode; the current conversion will be aborted and SDATA will enter TRI-STATE. If \overline{CS} is brought high before the second falling edge of SCLK, the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the \overline{CS} line.





To exit shutdown mode, bring \overline{CS} back low. Upon bringing \overline{CS} low, the ADCS7476/77/78 will begin powering up. Power up typically takes 1 µs. This microsecond of power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 11.

If \overline{CS} is brought back high before the 10th falling edge of SCLK, the device will return to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the \overline{CS} line. To exit shutdown mode and remain in normal mode, \overline{CS} must be kept low until after the 10th falling edge of SCLK. The ADCS7476/77/78 will be fully powered-up after 16 SCLK cycles.

11.0 POWER-UP TIMING

The ADCS7476/77/78 typically requires 1 μ s to power up, either after first applying V_{DD}, or after returning to normal mode from shutdown mode. This corresponds to one "dummy" conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADCS7476/77/78 will perform conversions properly. Note that the t_{QUIET} time must still be included between the first dummy conversion and the second valid conversion.

12.0 STARTUP MODE

When the V_{DD} supply is first applied, the ADCS7476/77/78 may power up in either of the two modes: normal or shutdown. As such, one dummy conversion should be performed after start-up, exactly as described in Section 11.0. The part may then be placed into either normal mode or the shutdown mode, as described in Sections 8.0 and 9.0.

13.0 POWER MANAGEMENT

When the ADCS7476/77/78 is operated continuously in normal mode, throughput up to 1 MSPS can be achieved. The user may trade throughput for power consumption by simply performing fewer conversions per unit time, and putting the ADCS7476/77/78 into shutdown mode between conversions. This method is not advantageous beyond 350 kSPS throughput.

A plot of maximum power consumption versus throughput is shown in Figure 12 below. To calculate the power consumption for a given throughput, remember that each time the part exits shutdown mode and enters normal mode, one dummy conversion is required. Generally, the user will put the part into normal mode, execute one dummy conversion followed by one valid conversion, and then put the part back into shutdown mode. When this is done, the fraction of time spent in normal mode may be calculated by multiplying the throughput (in samples per second) by 2 μ s, the time taken to perform one dummy and one valid conversion. The power consumption can then be found by multiplying the fraction of time spent in normal mode by the normal mode power consumption figure. The power dissipated while the part is in shutdown mode is negligible.

For example, to calculate the power consumption at 300 kSPS with V_{DD} = 5V, begin by calculating the fraction of time spent in normal mode: 300,000 samples/second $\cdot 2 \ \mu s = 0.6$, or 60%. The power consumption at 300 kSPS is then 60% of 17.5 mW (the maximum power consumption at V_{DD} = 5V) or 10.5 mW.



FIGURE 12. Maximum Power Consumption vs. Throughput



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.