

512K x 36, 1M x 18 2.5V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Pipelined Outputs

IDT71T75602 IDT71T75802

#### **Features**

- 512K x 36, 1M x 18 memory configurations
- Supports high performance system speed 225 MHz (3.0 ns Clock-to-Data Access)
- ◆ ZBT<sup>™</sup> Feature No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 2.5V power supply (±5%)
- 2.5V I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

### **Description**

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write

The IDT71T75602/802 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable CEN pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values.

There are three chip enable pins  $(\overline{CE}_1, CE_2, \overline{CE}_2)$  that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ $\overline{LD}$  is low, no new memory operation can be initiated.

**Pin Description Summary** 

rın vescripti	on Summary		
A0-A19	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/ <del>LD</del>	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Input	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
77.	Sleep Mode	Input	Synchronous
/O0-I/O31, I/OP1-I/OP4	Data Input / Output	VO	Synchronous
V <sub>DD</sub> , V <sub>DDQ</sub>	Core Power, I/O Power	Supply	Static
PDF	Ground	Supply	Static

### **Description (cont.)**

However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71T75602/802 have an on-chip burst counter. In the burst mode, the IDT71T75602/802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the  $\overline{LBO}$  input pin. The  $\overline{LBO}$  pin selects between linear and

interleaved burst sequence. The ADV/ $\overline{LD}$  signal is used to load a new external address (ADV/ $\overline{LD}$  = LOW) or increment the internal burst counter (ADV/ $\overline{LD}$  = HIGH).


The IDT71T75602/802 SRAMs utilize IDT's latest high-performance 2.5V CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

# Pin Definitions<sup>(1)</sup>

Symbol	Pin Function	I/O	Active	Description
A0-A19	Address Inputs	-	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, $ADV/\overline{LD}$ low, $\overline{CEN}$ low, and true chip enables.
ADV/LD	Advance / Load	1	N/A	$  ADV/\overline{LD} \  \  is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.$
R/W	Read / Write	Ι	N/A	$R\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW <sub>1</sub> -BW <sub>4</sub>	Individual Byte Write Enables	-	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (when $R/\overline{W}$ and $ADV/\overline{LD}$ are sampled low) the appropriate byte write signal $(\overline{BW_1} \cdot \overline{BW_4})$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $R/\overline{W}$ is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW_1} \cdot \overline{BW_4}$ can all be tied low if always doing write to the entire 36-bit word.
CE₁, CE₂	Chip Enables	1	LOW	Synchronous active low chip enable. $\overline{CE}_1$ and $\overline{CE}_2$ are used with CE2 to enable the IDT71T75602/802 ( $\overline{CE}_1$ or $\overline{CE}_2$ sampled high or CE2 sampled low) and ADV/ $\overline{LD}$ low at the rising edge of clock, initiates a deselect cycle. The ZBT $^{\text{TM}}$ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE <sub>2</sub>	Chip Enable	I	HIGH	Synchronous active high chip enable. $CE_2$ is used with $\overline{CE}_1$ and $\overline{CE}_2$ to enable the chip. $CE_2$ has inverted polarity but otherwise identical to $\overline{CE}_1$ and $\overline{CE}_2$ .
CLK	Clock	I	N/A	This is the clock input to the IDT71T75602/802. Except for $\overline{\text{OE}}$ , all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
ĪBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. $\overline{OE}$ must be low to read data from the 71T75602/802. When $\overline{OE}$ is high the I/O pins are in a high-impedance state $\overline{OE}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{OE}$ can be tied low.
TMS	Test Mode Select	I	WA	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	Ι	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75602/802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
$V_{DD}$	Power Supply	N/A	N/A	2.5V core power supply.
V <sub>DDQ</sub>	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

#### NOTE:

# **Functional Block Diagram**



# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.375	2.5	2.625	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage - Inputs	1.7	_	V <sub>DD</sub> +0.3	٧
VIH	Input High Voltage - I/O	1.7	_	VDDQ+0.3	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.7	V

### Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(1)</sup>	Vss	VDD	VDDQ
Commercial	0° C to +70° C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40° C to +85° C	OV	2.5V ± 5%	2.5V ± 5%

#### NOTE:

5313 tbl 03


1. During production testing, the case temperature equals the ambient temperature.

5313 tbl 05

NOTE

1. VIL (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.

### Pin Configuration — 512K x 36




### **Top View 100 TQFP**

#### **NOTES**

- 1. Pins 14, 16, and 66 do not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 2. Pins 38, 39 and 43 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to VDD or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 3. Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

4

### Pin Configuration — 1Mx 18



# Top View 100 TQFP

#### NOTES:

- Pins 14, 16, and 66 do not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 2. Pins 38, 39 and 43 will be pulled internally to Vob if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vob or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

# 100-Pin TQFP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	5	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07

# 119 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07a

# NOTE: 1. This parameter is quaranteed by device characterization, but not production tested.

# Absolute Maximum Ratings<sup>(1)</sup>

7850	Tate maxim	um Katn	195	
Symbol	Rating	Commercial	Industrial	Unit
VTE RM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	-0.5 to V <sub>DD</sub> +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Operating Ambient Temperature	0 to +70	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	-55 to +125	°C
Рт	Power Dissipation	2.0	2.0	W
ЮИТ	DC Output Current	50	50	mA

5313 tbl 06

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- VDDQ terminals only
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. During production testing, the case temperature equals TA.

# 165 fBGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07b

# **Top View**

# Pin Configuration — 512K $\frac{X}{2}$ 36, 119 $\frac{BGA_5^{(1,2)}}{6}$

Α	VDDQ	A <sub>6</sub>	$A_4$	A <sub>18</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
В	NC	CE <sub>2</sub>	$A_3$	ADV/LD	$A_9$	$\overline{C}\overline{E}_{_{2}}$	NC
С	NC	A <sub>7</sub>	$A_2$	VDD	A <sub>12</sub>	A <sub>15</sub>	NC
D	I/O <sub>16</sub>	I/O <sub>P3</sub>	Vss	NC	Vss	I/O <sub>P2</sub>	I/O <sub>15</sub>
E	I/O <sub>17</sub>	I/O <sub>18</sub>	Vss	ĒΕ̄	Vss	I/O <sub>13</sub>	I/O <sub>14</sub>
F	VDDQ	I/O <sub>19</sub>	Vss	ŌĒ	Vss	I/O <sub>12</sub>	VDDQ
G	I/O <sub>20</sub>	I/O <sub>21</sub>	$\overline{BW}_{\scriptscriptstyle{3}}$	A <sub>17</sub>	$\overline{BW}_{\!\scriptscriptstyle 2}$	I/O <sub>11</sub>	I/O <sub>10</sub>
Н	1/0,22	I/O <sub>23</sub>	Vss	R/W	Vss	I/O <sub>9</sub>	I/O <sub>8</sub>
J	VDDQ	VDD	VDD <sup>(1)</sup>	Vdd	VDD <sup>(1)</sup>	VDD	VDDQ
K	I/O <sub>24</sub>	I/O <sub>26</sub>	Vss	CLK	Vss	VO <sub>6</sub>	I/O <sub>7</sub>
L	I/O <sub>25</sub>	I/O <sub>27</sub>	$\overline{BW}_{\!\scriptscriptstyle{4}}$	NC	$\overline{BW}_1$	VO₄	I/O <sub>5</sub>
М	VDDQ	I/O <sub>28</sub>	Vss	CEN	Vss	I/O <sub>3</sub>	VDDQ
N	I/O <sub>29</sub>	I/O <sub>30</sub>	Vss	A <sub>1</sub>	Vss	I/O <sub>2</sub>	I/O <sub>1</sub>
Р	I/O <sub>31</sub>	I/O <sub>P4</sub>	Vss	$A_0$	Vss	I/O <sub>P1</sub>	I/O <sub>0</sub>
R	NC	$A_5$	LBO	Vdd	VDD <sup>(1)</sup>	A <sub>13</sub>	NC
T	NC	NC	A <sub>10</sub>	A <sub>11</sub>	A <sub>14</sub>	NC <sup>(3)</sup>	ZZ
U	VDDQ	NC/TMS <sup>(2)</sup>	NC/TDI <sup>(2)</sup>	NC/TCK <sup>(2)</sup>	NC/TDO <sup>(2)</sup>	NC/TRST <sup>(2,4)</sup>	VDDQ

5313 tbl 25

# Pin Configuration — 1M X 18, 119 BGA<sup>(1,2)</sup> **Top View**

	1	2	3	4	5	6	7
Α	VDDQ	A <sub>6</sub>	$A_4$	A <sub>19</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
В	NC	CE <sub>2</sub>	$A_3$	ADV/LD	$A_9$	$\overline{CE}_{\scriptscriptstyle{2}}$	NC
С	NC	A <sub>7</sub>	$A_2$	V <sub>DD</sub>	A <sub>13</sub>	A <sub>17</sub>	NC
D	VO <sub>8</sub>	NC	Vss	NC	Vss	I/O <sub>P1</sub>	NC
Ε	NC	I/O <sub>9</sub>	Vss	ĒĒ₁	Vss	NC	I/O <sub>7</sub>
F	VDDQ	NC	Vss	ŌĒ	Vss	VO <sub>6</sub>	VDDQ
G	NC	I/O <sub>10</sub>	$\overline{BW}_{\!\scriptscriptstyle 2}$	A <sub>18</sub>	Vss	NC	I/O <sub>5</sub>
Н	I/O <sub>11</sub>	NC	Vss	R/W	Vss	I/O <sub>4</sub>	NC
J	VDDQ	V <sub>DD</sub>	$V_{DD}^{(1)}$	V <sub>DD</sub>	V <sub>DD</sub> <sup>(1)</sup>	V <sub>DD</sub>	VDDQ
K	NC	I/O <sub>12</sub>	Vss	CLK	Vss	NC	I/O <sub>3</sub>
L	I/O13	NC	Vss	NC	BW₁	VO <sub>2</sub>	NC
М	VDDQ	I/O <sub>14</sub>	Vss	CEN	Vss	NC	VDDQ
N	I/O <sub>15</sub>	NC	Vss	A <sub>1</sub>	Vss	I/O <sub>1</sub>	NC
Р	NC	I/O <sub>P2</sub>	Vss	$A_0$	Vss	NC	I/O <sub>0</sub>
R	NC	$A_5$	<u>LBO</u>	V <sub>DD</sub>	V <sub>DD</sub> <sup>(1)</sup>	A <sub>12</sub>	NC
T	NC	A <sub>10</sub>	A <sub>15</sub>	NC <sup>(3)</sup>	A <sub>14</sub>	A <sub>11</sub>	ZZ
U	VDDQ	NC/TMS <sup>(2)</sup>	NC/TDI <sup>(2)</sup>	NC/TCK <sup>(2)</sup>	NC/TDO <sup>(2)</sup>	NC/TRST <sup>(2,4)</sup>	VDDQ

5313 tbl 25a

- 1. J3, R5, and J5 do not have to be directly connected to VdD as long as the input voltage is  $\geq$  VIH.
- 2. U2, U3, U4 and U6 will be pulled internally to Vpp if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 3. The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device).
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

# Synchronous Truth Table<sup>(1)</sup>

CEN	R/W	Chip <sup>(5)</sup> Enable	<b>ADV/</b> ŪD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	Х	Load Write	D <sup>(7)</sup>
L	Н	Select	L	Χ	External	Х	LOAD READ	Q <sup>(7)</sup>
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sub>(2)</sub>
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	Χ	Deselect	L	Χ	Х	X	DESELECT or STOP <sup>(3)</sup>	HiZ
L	Χ	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Χ	Х	Х	Χ	Х	Х	SUSPEND <sup>(4)</sup>	Previous Value

5313 tbl 08

#### NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\text{LD}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When  $\overline{\text{CEN}}$  is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/Osremains unchanged.
- 5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$ ,  $CE_2 = H$  on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

# Partial Truth Table for Writes<sup>(1)</sup>

OPERATION	R/W	BW <sub>1</sub>	BW <sub>2</sub>	BW <sub>3</sub> (3)	BW <sub>4</sub> (3)
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/O <sub>P1</sub> ) <sup>(2)</sup>	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) <sup>(2)</sup>	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) <sup>(2,3)</sup>	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) <sup>(2,3)</sup>	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5313 tbl 09

#### NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

#### NOTE

5313 tbl 10

# Linear Burst Sequence Table (LBO=Vss)

	Sequ	ience 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

#### NOTE:

5313 tbl 11

# Functional Timing Diagram<sup>(1)</sup>

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS <sup>(2)</sup> (A0 - A18)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
$\frac{\text{Control}^{(2)}}{(R/\overline{W}, \text{ADV/}\overline{LD}, \overline{BW}x)}$	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA <sup>(2)</sup> I/O <sub>[0:31]</sub> , I/O P <sub>[1:4]</sub>	D/Q27	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	

5313drw 03

#### NOTES:

- 1. This assumes  $\overline{\text{CEN}}$ ,  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_2$  are all true.
- 2. All Address, Control and Data\_in are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

<sup>1.</sup> Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

<sup>1.</sup> Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

# **Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles**<sup>(2)</sup>

Cycle	Address	R/W	ADV/LD	CE <sup>(1)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	<b>A</b> 0	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Χ	Х	Х	Burst read
n+2	<b>A</b> 1	Н	L	L	L	Χ	L	Q <sub>0</sub>	Load read
n+3	Х	Х	L	Н	L	Χ	L	Q0+1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	L	Q <sub>1</sub>	NOOP
n+5	<b>A</b> 2	Н	L	L	L	Χ	Χ	Z	Load read
n+6	Х	Х	Н	Χ	L	Χ	Χ	Z	Burst read
n+7	Х	Х	L	Н	L	Χ	L	Q2	Deselect or STOP
n+8	<b>A</b> 3	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A4	L	L	L	L	L	Х	D3	Load write
n+11	Х	Х	L	Н	L	Х	Χ	D3+1	Deselect or STOP
n+12	Х	Х	Н	Χ	L	Х	Χ	D4	NOOP
n+13	<b>A</b> 5	L	L	L	L	L	Χ	Z	Load write
n+14	<b>A</b> 6	Н	L	L	L	Х	Χ	Z	Load read
n+15	<b>A</b> 7	L	L	L	L	L	Х	D5	Load write
n+16	Х	Х	Н	Χ	L	L	L	Q6	Burst write
n+17	<b>A</b> 8	Н	L	L	L	Х	Χ	D7	Load read
n+18	Х	Х	Н	Х	L	Х	Χ	D7+1	Burst read
n+19	<b>A</b> 9	L	L	L	L	L	L	Q <sub>8</sub>	Load write

1.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

# Read Operation(1)

Cycle	Address	R/₩	<b>ADV</b> /LD	CE <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	A <sub>0</sub>	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Χ	L	Χ	Χ	Χ	Clock Setup Valid
n+2	Х	Χ	Х	Х	Χ	Χ	L	Q <sub>0</sub>	Contents of Address Ao Read Out

H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}\_1 = L, \overline{CE}\_2 = L and CE\_2 = H. \overline{CE} = H is defined as \overline{CE}\_1 = H, \overline{CE}\_2 = H or CE\_2 = L.

5313 tbl 12

### **Burst Read Operation**(1)

Cycle	Address	R/W	ADV/LD	CE <sup>(2)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments			
n	Ao	Н	L	L	L	Х	Χ	Х	Address and Control meet setup			
n+1	Х	Х	Н	Χ	L	Χ	Χ	Х	Clock Setup Valid, Advance Counter			
n+2	Х	Χ	Н	Χ	L	Χ	L	Q <sub>0</sub>	Address Ao Read Out, Inc. Count			
n+3	Х	Х	Н	Χ	L	Χ	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count			
n+4	Х	Х	Н	Х	L	Х	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count			
n+5	<b>A</b> 1	Н	L	L	L	Χ	L	Q0+3	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>			
n+6	Х	Χ	Н	Χ	L	Χ	L	Q <sub>0</sub>	Address Ao Read Out, Inc. Count			
n+7	Х	Χ	Н	Χ	L	Χ	L	Q1	Address A1 Read Out, Inc. Count			
n+8	A <sub>2</sub>	Н	L	L	L	Х	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>			

5313 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2.  $\overline{CE} = \overline{L}$  is defined as  $\overline{CE}_1 = \overline{L}$ ,  $\overline{CE}_2 = \overline{L}$  and  $\overline{CE}_2 = \overline{H}$ .  $\overline{CE}_3 = \overline{L}$  is defined as  $\overline{CE}_1 = \overline{L}$ ,  $\overline{CE}_2 = \overline{L}$  or  $\overline{CE}_3 = \overline{L}$ .

# Write Operation<sup>(1)</sup>

Cycle	Address	R/W	<b>ADV</b> /ŪD	CE <sup>(2)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Х	Χ	L	Χ	Χ	Х	Clock Setup Valid
n+2	Х	Χ	Х	Χ	L	Χ	Χ	D <sub>0</sub>	Write to Address A <sub>0</sub>

5313 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

# **Burst Write Operation**(1)

Cycle	Address	R/W	ADV/LD	CE <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Н	Χ	L	L	Χ	Х	Clock Setup Valid, Inc. Count
n+2	Х	Х	Н	Χ	L	L	Χ	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+3	Х	Χ	Н	Х	L	L	Х	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+4	Х	Χ	Н	Χ	L	L	Χ	D0+2	Address A <sub>0+2</sub> Write, Inc. Count
n+5	<b>A</b> 1	L	L	L	L	L	Χ	D0+3	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+6	Х	Χ	Н	Χ	L	L	Χ	D <sub>0</sub>	Address Ao Write, Inc. Count
n+7	Х	Х	Н	Х	L	L	Х	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+8	A <sub>2</sub>	L	Ĺ	L	L	L	Х	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

NOTES:

- 1.  $\underline{H}$  = High; L = Low;  $\underline{X}$  = Don't  $\underline{Care}$ ; ? = Don't Know;  $\underline{Z}$  = High Impedance.
- 2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $\overline{CE}_2 = L$  and  $\overline{CE}_3 = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $\overline{CE}_2 = L$ .

# Read Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	CE <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	A <sub>0</sub>	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Χ	Clock n+1 Ignored
n+2	<b>A</b> 1	Н	L	L	L	Х	Χ	Х	Clock Valid
n+3	Х	Х	Х	Χ	Н	Χ	L	Q <sub>0</sub>	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Χ	Н	Х	L	Q <sub>0</sub>	Clock Ignored. Data Qo is on the bus.
n+5	<b>A</b> 2	Н	L	L	L	Χ	L	Q <sub>0</sub>	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Χ	L	Q1	Address A <sub>1</sub> Read out (bus trans.)
n+7	A4	Н	L	L	L	Χ	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out (bus trans.)

#### NOTES:

5313 tbl 17

- H = High; L = Low; X = Don't Care; Z = High Impedance.
   \overline{CE} = L is defined as \overline{CE}\_1 = L, \overline{CE}\_2 = L and CE\_2 = H. \overline{CE} = H is defined as \overline{CE}\_1 = H, \overline{CE}\_2 = H or CE\_2 = L.

# Write Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	R/W	<b>ADV</b> /ŪD	CE <sup>(2)</sup>	CEN	≅₩x	ŌĒ	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	Χ	Х	Address and Control meet setup.
n+1	Х	Х	Х	Х	Н	Χ	Χ	Х	Clock n+1 Ignored.
n+2	<b>A</b> 1	L	L	L	L	L	Х	Х	Clock Valid.
n+3	Х	Х	Х	Χ	Н	Х	Χ	Х	Clock Ignored.
n+4	Х	Х	Х	Χ	Н	Х	Χ	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Χ	Do	Write Data Do
n+6	Аз	L	L	L	L	L	Χ	D1	Write Data D1
n+7	A4	L	L	L	L	L	Х	D <sub>2</sub>	Write Data D <sub>2</sub>

#### NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

# Read Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/W	adv/\(\bar{L}\)\(\bar{D}\)	CE <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O <sup>(3)</sup>	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Χ	Χ	?	Deselected.
n+2	A <sub>0</sub>	Н	L	L	L	Χ	Χ	Z	Address and Control meet setup.
n+3	Х	Х	L	Н	L	Χ	Х	Z	Deselected or STOP.
n+4	<b>A</b> 1	Н	L	L	L	Х	L	Q <sub>0</sub>	Address Ao Read out. Load A1.
n+5	Х	Х	L	Н	L	Χ	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Χ	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out. Deselected.
n+7	A2	Н	L	L	L	Χ	Χ	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Х	L	Q2	Address A <sub>2</sub> Read out. Deselected.

5313 tbl 19

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
   \overline{CE} = L is defined as \overline{CE}\_1 = L, \overline{CE}\_2 = L and CE\_2 = H. \overline{CE} = H is defined as \overline{CE}\_1 = H, \overline{CE}\_2 = H or CE\_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

# Write Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/₩	<b>ADV</b> /LD	CE(2)	CEN	≅Wx	ŌĒ	I/O	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	Χ	Z	Address and Control meet setup.
n+3	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP.
n+4	<b>A</b> 1	L	L	L	L	L	Χ	D <sub>0</sub>	Address Do Write in. Load A1.
n+5	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	Х	D <sub>1</sub>	Address D <sub>1</sub> Write in. Deselected.
n+7	<b>A</b> 2	L	L	L	L	L	Χ	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Χ	Χ	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Х	Х	D2	Address D <sub>2</sub> Write in. Deselected.

#### NOTES:

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
   \overline{CE} = L is defined as \overline{CE}\_1 = L, \overline{CE}\_2 = L and CE\_2 = H.
   \overline{CE} = H is defined as \overline{CE}\_1 = H, \overline{CE}\_2 = H or CE\_2 = L.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V±5%)

Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
lu	Input Leakage Current	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	_	5	μA
ILI	IBO, JTAG and ZZ Input Leakage Current (1)	VDD = Max., VIN = OV to VDD	_	30	μA
llo	Output Leakage Current	Vout = 0V to VdDQ, Device Deselected	_	5	μA
Vol	Output Low Voltage	IOL = +6mA, $VDD = Min$ .	_	0.4	V
Vон	Output High Voltage	Iон = -6mA, V <sub>DD</sub> = Min.	2.0	_	V

NOTE:

5313 tbl 21

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (VDD = 2.5V±5%)

Complete	Damana atau	Test Conditions	225MHz	200MHz	166N	ЛHz	1501	ЛHz	1331	ЛHz	100	MHz	Unit
Symbol	Parameter	Test Conditions	Com'l Only	Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
<b>I</b> DD	Operating Power Supply Current		315	275	245	265	215	235	195	215	175	195	mA
SB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $ \label{eq:VDD} \mbox{VDD} = \mbox{Max.}, \mbox{VIN} \geq \mbox{VHD or } \leq \mbox{VLD}, \\ \mbox{f} = 0^{(2,3)} $	40	40	40	60	40	60	40	60	40	60	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $ \label{eq:VDD} \mbox{VDD} = \mbox{Max.}, \mbox{VIN} \geq \mbox{VHD or } \leq \mbox{VLD}, \\ \mbox{$f = \mbox{fmax}^{(2.3)}$} $	90	80	70	90	60	80	50	70	45	65	mA
ISB3	Idle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device}}{\text{CEN}} \geq \text{ViH, VDD} = \text{Max.,} \\ & \text{ViN} \geq \text{VHD or } \leq \text{VLD, } f = \text{fmax}^{(2,3)} \end{split}$	60	60	60	80	60	80	60	80	60	80	mA
lzz	Full Sleep Mode Supply Current	$\label{eq:decomposition} \begin{split} & \underline{\text{Device Selected}}, \ \text{Outputs Open}, \\ & \overline{\text{CEN}} \leq \ \text{Vih}, \ \text{Vdd} = \ \text{Max.}, \\ & \text{Vin} \geq \text{Vhd or} \leq \text{Vld}, \ f = f_{\text{Max}}^{(2,3)}, ZZ \geq \text{Vhd} \end{split}$	40	40	40	60	40	60	40	60	40	60	mA

#### NOTES

5313 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcvc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

#### **AC Test Conditions**

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(V <sub>DDO</sub> /2)
Output Timing Reference Levels	(V <sub>DDO</sub> /2)
AC Test Load	See Figure 1

<sup>1.</sup> The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp, and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.


# AC Electrical Characteristics (VDD = 2.5V +/-5%, Commercial and Industrial Temperature Ranges)

		225	MHz	200	MHz	166	MHz	150	MHz	133	MHz	100	MHz	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
		_						1					1	
tcyc	Clock Cycle Time	4.4	_	5	_	6	_	6.7		7.5		10		ns
tF <sup>(1)</sup>	Clock Frequency		225		200		166		150		133		100	MHz
tсн <sup>(2)</sup>	Clock High Pulse Width	1.8		1.8		1.8	_	2.0		2.2		3.2		ns
tcL <sup>(2)</sup>	Clock Low Pulse Width	1.8	_	1.8	_	1.8	_	2.0		2.2		3.2		ns
Output Par	rameters													
tcD	Clock High to Valid Data		3.0		3.2		3.5		3.8		4.2		5	ns
tcoc	Clock High to Data Change	1.0	_	1.0	_	1.0	_	1.5		1.5		1.5	_	ns
ta_z(3,4,5)	Clock High to Output Active	1.0	_	1.0	_	1.0	_	1.5		1.5		1.5	_	ns
tchz(3,4,5)	Clock High to Data High-Z	1.0	3	1.0	3	1.0	3	1.5	3	1.5	3	1.5	3.3	ns
toe	Output Enable Access Time		3.0		3.2		3.5	_	3.8	_	4.2		5	ns
tolz <sup>(3,4)</sup>	Output Enable Low to Data Active	0	_	0	_	0	_	0		0		0		ns
tohz <sup>(3,4)</sup>	Output Enable High to Data High-Z		3.0	_	3.2		3.5	_	3.8	_	4.2	_	5	ns
Set Up Tim	nes		•											
tse	Clock Enable Setup Time	1.4	_	1.4		1.5	_	1.5		1.7		2.0		ns
tsa	Address Setup Time		_	1.4	_	1.5	_	1.5		1.7		2.0	_	ns
tsp	Data In Setup Time		_	1.4	_	1.5	_	1.5		1.7		2.0		ns
tsw	Read/Write (R/W) Setup Time	1.4	_	1.4	_	1.5	_	1.5		1.7		2.0	_	ns
tsadv	Advance/Load (ADV/\overline{LD}) Setup Time	1.4	_	1.4	_	1.5	_	1.5		1.7		2.0		ns
tsc	Chip Enable/Select Setup Time	1.4		1.4	_	1.5		1.5		1.7		2.0		ns
tsB	Byte Write Enable (BWx) Setup Time	1.4		1.4	_	1.5	_	1.5		1.7		2.0		ns
Hold Time:	s													
the	Clock Enable Hold Time	0.4	_	0.4	_	0.5	_	0.5		0.5		0.5		ns
tha	Address Hold Time	0.4	_	0.4	_	0.5	_	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.4	_	0.4		0.5	_	0.5		0.5		0.5		ns
thw	Read/Write (R/W) Hold Time	0.4	_	0.4	_	0.5	_	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.4		0.4		0.5		0.5		0.5		0.5		ns
thc	Chip Enable/Select Hold Time	0.4		0.4		0.5	_	0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.4		0.4		0.5		0.5		0.5		0.5		ns

NOTES: 5313 tbl 24

- 1. tF = 1/tcyc.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 2.375V).


# Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>



- Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. Q(A<sub>2</sub>) represents the first output data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the LBO input.
   CE2 timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

  R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


# Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>




# NOI ES:

- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address  $A_2$ , etc. where address bits  $A_0$  and  $A_1$  are advancing for the four word burst in the sequence defined by the state of the LBO input. CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE2 is HIGH
  - Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- R/Wis don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RM signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

# Timing Waveform of Combined Read and Write Cycles (1.2.3)




# **Timing Waveform of CEN Operation**(1,2,3,4)



- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
  2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
  3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state
  - Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

# Timing Waveform of CS Operation (1,2,3,4)




- 1. O (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3.

  2 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

  3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
  - 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

# **JTAG Interface Specification**



#### NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and  $\overline{TRST}$ .
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

# JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100		ns
tıсн	JTAG Clock HIGH	40		ns
ticL	JTAG Clock Low	40		ns
tır	JTAG Clock Rise Time		5 <sup>(1)</sup>	ns
₩	JTAG Clock Fall Time		5 <sup>(1)</sup>	ns
URST	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50		ns
tico	JTAG Data Output		20	ns
tido	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	25	_	ns
tлн	JTAG Hold	25	_	ns

#### ns |

15313 tbl 01

### **Scan Register Sizes**

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15313 tbl 03

#### NOIE

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

#### NOTES:

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

# **JTAG Identification Register Definitions**

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x220, 0x222	Defines IDT part number 71T75602 and 71T75802, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15313 tbl 02

### **Available JTAG Instructions**


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Come as above	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15313 tbl 04


#### NOTES

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .


# 100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline



# 119 Ball Grid Array (BGA) Package Diagram Outline




# Timing Waveform of **OE** Operation<sup>(1)</sup>



#### NOTE:

1. A read operation is assumed to be in progress.

# **Ordering Information**



5313 drw 12

# **Datasheet Document History**

Rev	<u>Date</u>	<u>Pages</u>	Description
0	04/20/00		Created New Datasheet
1	05/25/00	Pg.1,14,15,25	Added 166MHz speed grade offering
		Pg. 1,2,14	Corrected error in ZZ Sleep Mode
		Pg. 23	AddBQ165 Package Diagram Outline
		Pg. 24	Corrected 119BGA Package Diagram Outline.
		Pg. 25	Corrected topmark on ordering information
2	08/23/01	Pg. 1,2,24	Removed reference of BQ165 Package
		Pg. 7	Removed page of the 165 BGA pin configuration
		Pg. 23	Removed page of the 165 BGA package diagram outline
3	10/16/01	Pg. 6	Corrected 3.3V to 2.5V in Note 2
	10/29/01	Pg. 13	Improved DC Electrical characteristics-parameters improved: Icc, ISB2, ISB3, IZZ.
4	12/21/01	Pg. 4-6	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations.
		Pg. 14	Revised 166MHz tcpc(min), tclz(min) and tchz(min) to 1.0ns
5	06/07/02	Pg. 1-3,6,13,20,21	Added complete JTAG functionality.
		Pg. 2,13	Added notes for ZZ pin internal pulldown and ZZ leakage current.
		Pg. 13,14,24	Added 200MHz and 225MHz to DC and AC Electrical Characteristics. Updated supply current for
			ldd, ISB1, ISB3 and Izz.
6	11/19/02	Pg.1-24	Changed datasheet from Advanced Information to final release.
		Pg.13	Updated DC Electrical characteristics temperature and voltage range table.
7	05/23/03	Pg.4,5,13,14,24	Added I-temp to the datasheet.
		Pg.5	Updated 165 BGA Capacitance table.
8	04/01/04	Pg. 1	Updated logo with new design.
		Pg. 4,5	Clarified ambient and case operating temperatures.
		Pg. 6	Updated pin I/O number order for the 119 BGA.
		Pg. 23	Updated 119BGA Package Diagram Drawing.