

LTC1326/LTC1326-2.5

Micropower Precision Triple Supply Monitors

FEATURES

- Simultaneously Monitors Three Supplies LTC1326: 5V, 3.3V and ADJ LTC1326-2.5: 2.5V, 3.3V and ADJ
- Guaranteed Threshold Accuracy: ±0.75%
- Low Supply Current: 20µA
- Internal Reset Time Delay: 200ms
- Manual Push-Button Reset Input
- Active Low and Active High Reset Outputs
- Active Low "Soft" Reset Output
- Power Supply Glitch Immunity
- Guaranteed RESET for V_{CC3} ≥ 1V or V_{CC5} ≥ 1V or V_{CC25} ≥ 1V
- 8-Pin SO and MSOP Packages

APPLICATIONS

- Desktop Computers
- Notebook Computers
- Intelligent Instruments
- Portable Battery-Powered Equipment

DESCRIPTION

The LTC®1326/LTC1326-2.5 are triple supply monitors intended for systems with multiple supply voltages. They provide micropower operation, small size and high accuracy supply monitoring.


Tight 0.75% threshold accuracy and glitch immunity ensure reliable reset operation without false triggering. The $20\mu A$ typical supply current makes the LTC1326/LTC1326-2.5 ideal for power-conscious systems.

The RST output is guaranteed to be in the correct state for V_{CC3} , V_{CC5} or V_{CC25} down to 1V. The LTC1326/LTC1326-2.5 can be configured to monitor one, two or three inputs, depending on system requirements.


A manual push-button reset input provides the ability to generate a very narrow "soft" reset pulse (100µs typ) or a 200ms reset pulse equivalent to a power-on reset. Both SRST and RST outputs are open-drain and can be OR-tied with other reset sources.

7, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION



RST Output Voltage vs Supply Voltage (LTC1326-2.5)




ABSOLUTE MAXIMUM RATINGS

(110163 1, 2)	
Terminal Voltage	
V _{CC3} , V _{CC5} , V _{CC25} , V _{CCA}	0.5V to 7V
RST, SRST	
RST	$-0.5V$ to $(V_{CG2} + 0.3V)$

0°C to 70°C
40°C to 85°C
-65°C to 150°C
300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

 $V_{CC3} = 3.3 V, \ V_{CC5} = 5 V \ (for \ LTC1326), V_{CC25} = 2.5 V \ (for \ LTC1326-2.5), \ V_{CCA} = V_{CC3}, \ T_A = 25 ^{\circ} C \ unless \ otherwise \ noted.$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{RT3}	Reset Threshold V _{CC3}	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	•	3.094 3.052	3.118 3.118	3.143 3.143	V
V _{RT5}	Reset Threshold V _{CC5} (LTC1326)	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	•	4.687 4.625	4.725 4.725	4.762 4.762	V
V _{RT25}	Reset Threshold V _{CC25} (LTC1326-2.5)	$ 0^{\circ}C \le T_{A} \le 70^{\circ}C $ $-40^{\circ}C \le T_{A} \le 85^{\circ}C $	•	2.344 2.312	2.363 2.363	2.381 2.381	V
V_{RTA}	Reset Threshold V _{CCA}	$ \begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•	0.992 0.980	1.000 1.000	1.007 1.007	V
V _{CC}	V _{CC3} Operating Voltage	RST in Correct Logic State	•	1		7	V
I _{VCC3}	V _{CC3} Supply Current	PBR = V _{CC3}	•		20	40	μΑ

ELECTRICAL CHARACTERISTICS

 $V_{CC3} = 3.3V, \ V_{CC5} = 5V \ (for \ LTC1326), V_{CC25} = 2.5V \ (for \ LTC1326-2.5), \ V_{CCA} = V_{CC3}, \ T_A = 25^{\circ}C \ unless \ otherwise \ noted.$

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
I _{VCC5}	V _{CC5} Input Current (LTC1326)	V _{CC5} = 5V		•		4	7	μА
I _{VCC25}	V _{CC25} Input Current (LTC1326-2.5)	V _{CC25} = 2.5V		•		2.8	7	μА
I _{VCCA}	V _{CCA} Input Current	$V_{CCA} = 1V$ $0^{\circ}C \le T_{A} \le 70^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$		•	-5 -15	0	5 15	nA nA
t _{RST}	Reset Pulse Width		Pull-Up to V _{CC3}	•	140 140	200 200	280 300	ms ms
t _{SRST}	Soft Reset Pulse Width	SRST Low with 10kΩ	Pull-Up to V _{CC3}	•	50	100	200	μS
t _{UV}	V _{CC} Undervoltage Detect to RST	V _{CC25} , V _{CC3} or V _{CCA} I Threshold V _{RT} by Mo				13		μS
I _{PBR}	PBR Pull-Up Current	$\overline{PBR} = 0V$ $0^{\circ}C \le T_{A} \le 70^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$		•	3 3	7 7	10 15	μ Α μ Α
V_{IL}	PBR, RST Input Low Voltage			•			0.8	V
$\overline{V_{IH}}$	PBR, RST Input High Voltage			•	2			V
t _{PW}	PBR Min Pulse Width			•	40			ns
t _{DB}	PBR Debounce	Deassertion of PBR II Output (PBR Pulse W		•		20	35	ms
t _{PB}	PBR Assertion Time for Transition from Soft to Hard Reset Mode	$\begin{array}{c} \overline{\text{PBR}} \text{ Held Less Than} \\ 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C} \\ -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C} \end{array}$	V _{IL}	•	1.4 1.4	2.0 2.0	2.8 3.0	s s
$\overline{V_{0L}}$	RST Output Voltage Low	I _{SINK} = 5mA		•		0.15	0.4	V
		I_{SINK} = 100 μ A, 0°C \leq T _A \leq 70°C	V _{CC3} = 1V, V _{CC5} = 0V V _{CC3} = 0V, V _{CC5} = 1V V _{CC3} = 1V, V _{CC5} = 1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
		I_{SINK} = 100 μ A, -40°C \leq T _A \leq 85°C	V _{CC3} = 1.1V, V _{CC5} = 0V V _{CC3} = 0V, V _{CC5} = 1.1V V _{CC3} = 1.1V, V _{CC5} = 1.1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
		I_{SINK} = 100 μ A, 0°C \leq T _A \leq 70°C	V _{CC3} = 1V, V _{CC25} = 0V V _{CC3} = 0V, V _{CC25} = 1V V _{CC3} = 1V, V _{CC25} = 1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
		I_{SINK} = 100 μ A, -40°C \leq T _A \leq 85°C	V _{CC3} = 1.1V, V _{CC25} = 0V V _{CC3} = 0V, V _{CC25} = 1.1V V _{CC3} = 1.1V, V _{CC25} = 1.1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
	SRST Output Voltage Low	I _{SINK} = 2.5mA		•		0.15	0.4	V
	RST Output Voltage Low	I _{SINK} = 2.5mA	·	•		0.15	0.4	V
$\overline{V_{OH}}$	RST Output Voltage High (Note 3)	I _{SOURCE} = 1µA		•	V _{CC3} – 1			٧
	SRST Output Voltage High (Note 3)	I _{SOURCE} = 1μA		•	V _{CC3} – 1			V
	RST Output Voltage High	I _{SOURCE} = 600μA		•	V _{CC3} – 1			V
t _{PHL}	Prop Delay RST to RST High Input to Low Output	C _{RST} = 20pF				25		ns
t _{PLH}	Prop Delay RST to RST Low Input to High Output	C _{RST} = 20pF				45		ns

ELECTRICAL CHARACTERISTICS

LTC1326 Only $V_{CC3} = 3.3V$, $V_{CC5} = 5V$, $V_{CCA} = V_{CC3}$, $T_A = 25^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OVR}	V _{CC5} Reset Override Voltage	Override V _{CC5} Ability to Assert RST (Note 4)		_{CC3} ±0.025	i	V

The • denotes specifications which apply over the full operating temperature range.


Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.


Note 2: All voltage values are with respect to GND.


Note 3: The output pins \overline{SRST} and \overline{RST} have weak internal pull-ups to V_{CC3} of $6\mu A$ typ. However, external pull-up resistors may be used when faster rise times are required.

Note 4: The V_{CC5} reset override voltage is valid for an operating range less than approximately 4.15V. Above this point the override is turned off and the V_{CC5} pin functions normally.


TYPICAL PERFORMANCE CHARACTERISTICS





















V_{CC25} Transient Immunity (LTC1326-2.5)





TYPICAL PERFORMANCE CHARACTERISTICS























PIN FUNCTIONS

V_{CC3} (Pin 1): 3.3V Sense Input and Power Supply Pin for the IC. Bypass to ground with $\geq 0.1 \mu F$ ceramic capacitor.

 V_{CC5} (Pin 2) (LTC1326): 5V Sense Input. Used as gate drive for the RST output FET when the voltage on V_{CC3} is less than the voltage on V_{CC5} . If unused, it can be tied to V_{CC3} (see Dual and Single Supply Monitor Operation in the Applications Information section).

 V_{CC25} (Pin 2) (LTC1326-2.5): 2.5V Sense Input. Used as gate drive for RST output FET when the voltage on V_{CC3} is less than the voltage on V_{CC25} . If unused it can be tied to V_{CC3} .

 V_{CCA} (Pin 3): 1V Sense, High Impedance Input. Can be used as a logic input with a 1V threshold. If unused it can be tied to either V_{CC3} or V_{CC25} .

GND (Pin 4): Ground.

RST (Pin 5): Reset Logic Output. Active high CMOS <u>logic</u> output, drives high to V_{CC3} , buffered complement of RST. An external pull-down on the RST pin will drive this pin high.


RST (Pin 6): Reset Logic Output. Active low, open-drain logic output with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic. Asserted when one or more of the supplies are below trip thresholds and held for 200 ms after all supplies become valid. Also asserted after \overline{PBR} is held low for more than 2 seconds and for an additional 200 ms after \overline{PBR} is released.

SRST (Pin 7): Soft Reset. Active low, open-drain logic output with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic. Asserted for $100\mu s$ after \overline{PBR} is held low for less than 2 seconds and released.


PBR (**Pin 8**): Push-Button Reset. Active low logic input with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic. When asserted for less than 2 seconds, outputs a soft reset 100μs pulse on the SRST pin. When PBR is asserted for greater than 2 seconds, the RST output is forced low and remains low until 200ms after PBR is released.

BLOCK DIAGRAMS

LTC1326




LTC1326-2.5




TIMING DIAGRAMS

V_{CC} Monitor Timing



Push-Button Reset Function Timing



APPLICATIONS INFORMATION

Operation

The LTC1326/LTC1326-2.5 are micropower, high accuracy triple supply monitoring circuits. The parts have two basic functions: generation of a reset when power supplies are out of <u>range</u>, and generation of reset or a "soft" reset when the <u>PBR</u> pin is pulled low.

Supply Monitoring

All three V_{CC} inputs must be above predetermined thresholds for 200ms before the reset output is released. The parts will assert reset during power-up, power-down and brownout conditions on any one or more of the V_{CC} inputs.

On power-up, either the V_{CC5} or V_{CC3} pin on the LTC1326, or the V_{CC25} or V_{CC3} pin on the LTC1326-2.5, can power the drive circuits for the RST pin. This ensures that RST will be low when V_{CC5} , V_{CC25} or V_{CC3} reaches 1V. As long as any one of the V_{CC} inputs is below its predetermined threshold, RST will stay a logic low. Once all of the V_{CC} inputs rise above their thresholds, an internal timer is started and RST is released after 200ms. The RST pin outputs the inverted state of what is seen on RST pin.

RST is reasserted whenever any one of the V_{CC} inputs drops below its predetermined threshold and remains asserted until 200ms after all of the V_{CC} inputs are above their thresholds.

On power-down, once any of the V_{CC} inputs drop below its threshold, RST is held at a logic low. A logic low of 0.4V is guaranteed until V_{CC3} and V_{CC5} on the LTC1326 or V_{CC3} and V_{CC25} on the LTC1326-2.5 drop below 1V.

The three internal precision voltage comparators have response times that are typically 13 μ s. This slow response time helps prevent mistriggering due to transients on each of the V_{CC} inputs. The part's ability to suppress transients can be improved by bypassing each of the V_{CC} inputs with a 0.1 μ F capacitor to ground.

Push-Button Reset

The parts provide a push-button reset input pin. The PBR input has an internal pull-up current source to V_{CC3} . If the PBR pin is not used it can be left floating.

When the PBR is pulled low for less than t_{PB} ($\approx 2~sec$), a narrow (100µs typ) soft reset pulse is generated on the SRST output pin after the button is released. The pushbutton circuitry contains an internal debounce counter which delays the output of the soft reset pulse by typically 20ms. This pin can be OR-tied to the RST pin and issue what is called a "soft" reset. The SRST thereby resets the microprocessor without interrupting the DRAM refresh cycle. In this manner DRAM information remains undisturbed. Alternatively, SRST may be monitored by the processor to initiate a software-controlled reset.

When the \overline{PBR} pin is held low for longer than t_{PB} (\approx 2 sec), a standard reset is generated on the \overline{RST} and RST pins. Once the 2 second period has elapsed, a reset signal is produced by the push-button logic, thereby clearing the reset counter. Once the button is released, the reset counter begins counting the reset period (200ms nominal). Consequently, the reset outputs remain asserted for approximately 200ms after the button is released.

APPLICATIONS INFORMATION

<u>During a supply induced reset condition</u>, the abi<u>lity of</u> the PBR pin to force a soft reset condition on the SRST pin is disabled. In other words SRST will remain high. If the PBR pin is held <u>low</u>, both <u>during</u> and after a supply induced reset (low RST), the RST pin will remain low until 200ms after the PBR goes high.

Power Detect/Gate Drive

The LTC1326/LTC1326-2.5 for the most part are powered internally from the V_{CC3} pin. The exception is at the gate drive of the output FET on the RST pin. On the input to this FET is power detection circuitry used to detect and drive the gate from either the 3.3V input pin (V_{CC3}) or the 5V input pin (V_{CC5}) on the LTC1326 or the 2.5V input pin (V_{CC25}) on the LTC1326-2.5. The gate drive is derived from the pin with the highest potential. This ensures the part pulls the \overline{RST} pin low as soon as either input pin is $\geq 1V$.

Early versions of the LTC1326 did not have the power detect/gate drive circuitry. These early versions were powered off of V_{CC3} alone. Consult factory for date codes concerning this circuitry change. All date codes of the LTC1326-2.5 have the power detect/gate drive circuits.

Dual and Single Supply Monitor Operation

The V_{CC3} , V_{CC5} and V_{CCA} inputs may be individually disabled by the following override techniques which allow the LTC1326 or LTC1326-2.5 to be used as a dual or single supply monitor.

LTC1326 Override Functions

The V_{CCA} pin, if unused, can be tied to either V_{CC3} or V_{CC5} . This is an obvious solution since the trip points for V_{CC3} and V_{CC5} will always be greater than the trip point for V_{CCA} .


The V_{CC5} input trip point is disabled if its voltage is equal to the voltage on $V_{CC3}\pm25\text{mV}$ and the voltage on V_{CC5} is less than 4.15V. In this manner the part will behave as a 3.3V monitor and the V_{CC5} reset will be disabled.

The V_{CC5} trip point is reenabled when the voltage on V_{CC5} is equal to the voltage on $V_{CC3}\pm25\text{mV}$ and the two inputs are greater than approximately 4.15V. In this manner the LTC1326 can function as a 5V monitor with the 3.3V monitor disabled.

When monitoring either 3.3V or 5V with V_{CC3} strapped to V_{CC5} , (see Figure 1) the LTC1326 determines which is the appropriate range. The LTC1326 handles this situation as shown in Figure 2. Above 1V and below V_{RT3} , \overline{RST} is held low. From V_{RT3} to approximately 4.15V the LTC1326 assumes 3.3V supply monitoring and \overline{RST} is deasserted. Above approximately 4.15V the LTC1326 operates as a 5V monitor. In most systems the 5V supply will pass through the $\overline{3.1V}$ to 4.15V region in <200ms during power-up, and the \overline{RST} output will behave as desired. Table 1 summarizes the state of \overline{RST} and \overline{RST} at various operating voltages with $V_{CC3} = V_{CC5}$.

Table 1. Override Truth Table ($V_{CC3} = V_{CC5}$)

INPUTS (V _{CC3} = V _{CC5} = V _{CC})	RST	RST
$0V \le V_{CC} \le 1V$	_	
$1V \le V_{CC} \le V_{RT3}$	0	1
$V_{RT3} \le V_{CC} \le 4.15V$	1	0
$4.15V \le V_{CC} \le V_{RT5}$	0	1
$V_{RT5} \le V_{CC}$	1	0






Figure 2. RST Voltage vs Supply Voltage

APPLICATIONS INFORMATION

Figure 3 contains a simple circuit for 5V systems that can't risk the RST output going high in the 3.1V to 4.15V range (possibly due to very slow rise time on the 5V supply). Diode D1 powers the LTC1326 while dropping $\approx\!0.6V$ from the V_{CC5} pin to the V_{CC3} pin. This prevents the part's internal override circuit from being activated. Without the override circuit active, the RST pin stays low until V_{CC5} reaches $V_{RT5}\cong 4.725V$. (See Figure 4.)




Figure 3. LTC1326 Monitoring a Single 5V Supply. D1 Used to Avoid RST High Near 3.3V to 4V (See Figure 2).





Figure 4. RST Output Voltage Characteristics of the Circuit in Figure 3

LTC1326-2.5 Override Functions

The V_{CCA} pin, if unused, can be tied to either V_{CC3} or V_{CC25} . This is an obvious solution since the trip points for V_{CC3} and V_{CC25} will always be greater than the trip point for V_{CCA} . Likewise, the V_{CC25} , if unused, can be tied to V_{CC3} . V_{CC3} must always be used. Tying V_{CC3} to V_{CC25} and operating off of a 2.5V supply will result in the continuous assertion of \overline{RST} .

Extending ESD Tolerance on the PBR Input Pin

The PBR pin is susceptible to ESD since it may be brought out to a front panel in normal applications. The ESD tolerance of this pin can be increased by adding a resistor in series with the PBR pin. A 10k resistor can increase the ESD tolerance of the PBR pin to approximately 10kV. The PBR's internal pull-up current of 7μ A typical means there is only 70mV (150mV max) dropped across the resistor. See Figure 5.




*OPTIONAL RESISTOR EXTENDS ESD TOLERANCE OF PBR INPUT TO APPROXIMATELY 10kV


Figure 5. Triple Supply Monitor (3.3V, 2.5V and Adjustable) with Extended ESD Tolerance

TYPICAL APPLICATIONS


Triple Supply Monitor (3.3V, 5V and Adjustable)



Dual Supply Monitor (3.3V and 5V, Defeat V_{CCA} Input)




Dual Supply Monitor (3.3V or 5V Plus Adj)




REFER TO LTC1326 OVERRIDE FUNCTIONS IN THE APPLICATIONS INFORMATION SECTION.

Dual Supply Monitor (3.3V Plus Adj)




TYPICAL APPLICATIONS


SRST Tied to RST and OR-Tying Other Sources to RST to Generate Reset and Reset



Using V_{CCA} Tied to DC/DC Feedback Divider




Using the Short Pulse Width, Push-Button Soft Reset Feature to Initiate Hard Reset





TYPICAL APPLICATIONS

Monitoring a Negative Supply



Reset Valid for V_{CC3} Down to 0V







PACKAGE DESCRIPTION


Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP

(LTC DWG # 05-08-1660)








- * DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


PACKAGE DESCRIPTION

 $\label{lem:decomposition} \textbf{Dimensions in inches (millimeters) unless otherwise noted.}$

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)






- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S08 0996

TYPICAL APPLICATION

Triple Supply Monitor with 3.3V and 5V System Resets



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC690	5V Supply Monitor, Watchdog Timer and Battery Backup	4.65V Threshold
LTC694-3.3	3.3V Supply Monitor, Watchdog Timer and Battery Backup	2.9V Threshold
LTC699	5V Supply Monitor and Watchdog Timer	4.65V Threshold
LTC1232	5V Supply Monitor, Watchdog Timer and Push-Button Reset	4.37V/4.62V Threshold
LTC1536	Precision Triple Supply Monitor for PCI Applications	Meets PCI t _{FAIL} Timing Specifications