

LTC 1536

Precision Triple Supply Monitor for PCI Applications

FEATURES

- Simultaneously Monitors 5V, 3.3V and Adjustable Inputs
- Guaranteed Threshold Accuracy: ±0.75%
- Low Supply Current: 100μA
- Internal Reset Time Delay: 200ms
- Manual Pushbutton Reset Input
- Active Low and Active High Reset Outputs
- Active Low "Soft" Reset Output
- Power Supply Glitch Immunity
- Guaranteed Reset for Either $V_{CC3} \ge 1V$ or $V_{CC5} \ge 1V$
- Meets PCI t_{FAII} Timing Specifications Rev 2.1
- WWW.DZSG.COM 8-Pin SO and MSOP Packages

APPLICATIONS

- PCI-Based Systems
- **Desktop Computers**
- **Notebook Computers**
- Intelligent Instruments
- Portable Battery-Powered Equipment
- **Network Servers**

DESCRIPTION

The LTC®1536 is designed for PCI local bus applications with multiple supply voltages that require low power. small size, high speed and high accuracy supply monitoring.

For 3.3V and 5V supplies that are > 500mV below spec or for the condition when the 5V supply falls below the 3.3V supply, the LTC1536 has a very fast response time capable of meeting the PCI t_{FAII} timing specification. Tight 0.75% threshold accuracy and glitch immunity ensure reliable reset operation without false triggering.


The RST output is guaranteed to be in the correct state for V_{CC5} or V_{CC3} down to 1V. The 100 μ A typical supply current makes the LTC1536 ideal for power-conscious systems.

A manual pushbutton reset input provides the ability to generate a very narrow "soft" reset pulse (100µs typ) or a 200ms reset pulse equivalent to a power-on reset. Both SRST and RST outputs are open-drain and can be OR-tied with other reset sources.


7. LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Motherboard PCI RST Generation



Power Fail Waveform 5V Dropping Below 3.3V by 300mV





1536 TA02


ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Terminal Voltage	
V _{CC3} , V _{CC5} , V _{CCA}	0.3V to 7V
RST, SRST	0.3V to 7V
RST	$-0.3V$ to $V_{CC3} + 0.3V$
PBR	–7V to 7V

Operating Temperature Range	
LTC1536C	0°C to 70°C
LTC1536I	40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

 V_{CC3} = 3.3V, V_{CC5} = 5V, V_{CCA} = $V_{CC3},\ T_A$ = 25°C unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{RT3}	Reset Threshold V _{CC3}	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ -40°C \le T_{A} \le 85°C	•	2.962 2.925	2.985 2.985	3.000 3.008	V
V _{RT5}	Reset Threshold V _{CC5}	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ -40°C \le T_{A} \le 85°C	•	4.687 4.625	4.725 4.725	4.750 4.762	V
V _{RTA}	Reset Threshold V _{CCA}	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ -40°C \le T_{A} \le 85°C	•	0.992 0.980	1.000 1.000	1.007 1.007	V
V_{CC}	V _{CC3} or V _{CC5} Operating Voltage	RST in Correct Logic State	•	1		7	V
I _{VCC3}	V _{CC3} Supply Current	PBR = V _{CC3}	•		100	200	μΑ
I _{VCC5}	V _{CC5} Input Current	V _{CC5} = 5V	•		10	20	μΑ
I _{VCCA}	V _{CCA} Input Current	$V_{CCA} = 1V, 0^{\circ}C \le T_A \le 70^{\circ}C$ $V_{CCA} = 1V, -40^{\circ}C \le T_A \le 85^{\circ}C$	•	-5 -15	0	5 15	nA nA
t _{RST}	Reset Pulse Width	RST Low with 10kΩ Pull-Up to V _{CC3} 0°C to 70°C -40°C to 85°C	•	140 140	200 200	280 300	ms ms
t _{SRST}	Soft Reset Pulse Width	$\overline{\sf SRST}$ Low with 10k Ω Pull-Up to V _{CC3}	•	50	100	200	μs
t _{UV}	V _{CC} Undervoltage Detect to RST	V _{CC5} , V _{CC3} or V _{CCA} Less Than Reset Threshold V _{RT} by 1%			13		μs

ELECTRICAL CHARACTERISTICS

 $V_{CC3} = 3.3V$, $V_{CC5} = 5V$, $V_{CCA} = V_{CC3}$, $T_A = 25^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
I _{PBR}	PBR Pull-Up Current	$\frac{\overline{PBR}}{\overline{PBR}} = 0V, \ 0^{\circ}C \le T_{A} \le 70^{\circ}C$ $\overline{PBR} = 0V, \ -40^{\circ}C \le T_{A} \le 85^{\circ}C$		•	3	7 7	10 15	μA μA
V _{IL}	PBR, RST Input Low Voltage			•			0.8	V
V _{IH}	PBR, RST Input High Voltage			•	2			V
t _{PW}	PBR Min Pulse Width			•	40			ns
t _{DB}	PBR Debounce	Deassertion of PBR Input to SRST Output (PBR Pulse Width = 1µs)		•		20	35	ms
t _{PB}	PBR Assertion Time for Transition from Soft to Hard Reset Mode	PBR Held Less Than V _{IL} , 0°C to 70°C PBR Held Less Than V _{IL} , -40°C to 85°C		•	1.4 1.4	2.0 2.0	2.8 3.0	S S
V_{0L}	RST Output Voltage Low	I _{SINK} = 5mA		•		0.15	0.4	V
		$I_{SINK} = 100\mu A$ $0^{\circ}C \le T_{A} \le 70^{\circ}C$	V _{CC3} = 1V, V _{CC5} = 0V V _{CC3} = 0V, V _{CC5} = 1V V _{CC3} = 1V, V _{CC5} = 1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
		I_{SINK} = 100 μ A -40°C \leq T _A \leq 85°C	V _{CC3} = 1.1V, V _{CC5} = 0V V _{CC3} = 0V, V _{CC5} = 1.1V V _{CC3} = 1.1V, V _{CC5} = 1.1V	•		0.05 0.05 0.05	0.4 0.4 0.4	V V V
	SRST Output Voltage Low	I _{SINK} = 2.5mA		•		0.15	0.4	V
	RST Output Voltage Low	I _{SINK} = 2.5mA		•		0.15	0.4	V
V _{OH}	RST Output Voltage High (Note 3)	$I_{SOURCE} = 1\mu A$		•	V _{CC3} - 1			V
	SRST Output Voltage High (Note 3)	$I_{SOURCE} = 1\mu A$		•	V _{CC3} - 1			V
	RST Output Voltage High	I _{SOURCE} = 600μA		•	V _{CC3} - 1			V
t _{PHL}	Propagation Delay RST to RST High Input to Low Output	C _{RST} = 20pF				25		ns
t _{PLH}	Propagation Delay RST to RST Low Input to High Output	C _{RST} = 20pF				45		ns
t _{FAIL}	V _{CC5} or V _{CC3} 0.5V Undervoltage to RST (Note 4)	V _{CC5} Drops Below 4.25V or V _{CC3} Drops Below 2.5V (Note 5)		•		150	450	ns
t _{PF}	V _{CC5} < (V _{CC3} – 300mV) RST (Note 4)	V _{CC5} Drops Below V _{CC3} By 300mV (Note 6)		•		50	90	ns

The \bullet denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: All voltage values are with respect to GND.


Note 3: The output pins \overline{SRST} and \overline{RST} have weak internal pull-ups to V_{CC3} of $6\mu A$. However, external pull-up resistors may be used when faster rise times are required.


Note 4: Conforms to PCI Local Bus Specification Rev 2.1, Sect. 4.3.2 for $t_{\text{FAIL}}.$


Note 5: V_{CC3} or $V_{\underline{CC5}}$ falling at $-0.1 V/\mu s,$ time measured from $V_{RTX}-500 mV$ to \overline{RST} at 1.5V.


Note 6: V_{CC5} falling from 5V to 3V in ≤ 10 ns, time measured from V_{CC5} = (V_{CC3} – 300mV) to \overline{RST} at 1.5V.


TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS


V_{CC3} Typical Transient Duration vs Reset Comparator Overdrive




V_{CC5} Typical Transient Duration vs Reset Comparator Overdrive




V_{CCA} Typical Transient Duration vs Reset Comparator Overdrive




RST Output Voltage vs Supply Voltage




RST Output Voltage vs Supply Voltage



Undervoltage Response Time vs Temperature



Power-Fail Response Time vs Temperature



1536 G15 1536 G14

PIN FUNCTIONS

V_{CC3} (Pin 1): 3.3V Sense Input and Power Supply Pin for the IC. Bypass to ground with $\geq 0.1 \mu F$ ceramic capacitor.

 V_{CC5} (Pin 2): 5V Sense Input. Used as gate drive for \overline{RST} output FET when the voltage on V_{CC5} is greater than the voltage on V_{CC3} .

 V_{CCA} (Pin 3): 1V Sense, High Impedance Input. Can be used as a logic input with a 1V threshold. If unused it can be tied to either V_{CC3} or V_{CC5} .

GND (Pin 4): Ground.

RST (Pin 5): Reset Logic Output. Active high CMOS <u>logic</u> output, drives high to V_{CC3}, <u>buffered</u> compliment of RST. An external pull-down on the RST pin will drive this pin high.


RST (**Pin 6**): Reset Logic Output. Active low, open-drain logic output with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic.

Asserted when one or more of the supplies are below trip thresholds and held for 200ms after all supplies become valid. Also asserted after PBR is held low for more than two seconds and for an additional 200ms after PBR is released.

SRST (Pin 7): "Soft" Reset. Active low, open-drain logic output with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic. Asserted for 100µs after PBR is held low for less than two seconds and released.


PBR (Pin 8): Pushbutton Reset. Active low logic input with weak pull-up to V_{CC3} . Can be pulled up greater than V_{CC3} when interfacing to 5V logic. When asserted for less than two seconds, outputs a soft reset 100 μ s pulse on the SRST pin. When PBR is asserted for greater than two seconds, the RST output is forced low and remains low until 200ms after PBR is released.

BLOCK DIAGRAM




TIMING DIAGRAMS


V_{CC} Monitor Timing




Pushbutton Reset Function Timing



t_{FAIL} Fast Undervoltage Detect



Power-Fail Detect



APPLICATIONS INFORMATION

Operation

The LTC1536 is a low power, high accuracy triple supply monitoring circuit. This reset generator has two basic functions: generation of a reset when power supplies are out of range, and generation of a reset or "soft" reset when the reset button is pushed. The LTC1536 has the added feature that when the reset supplies are grossly undervoltage there is a very short delay from undervoltage detect to assertion of \overline{RST} .

Supply Monitoring

All three V_{CC} inputs must be above predetermined thresholds for 200ms before the reset output is released. The LTC1536 will assert reset during power-up, power-down and brownout conditions on any one or more of the V_{CC} inputs.

On power-up, either the V_{CC5} or V_{CC3} pin can power the drive circuits for the \overline{RST} pin. This ensures that \overline{RST} will

be low when either V_{CC5} or V_{CC3} reaches 1V. As long as any one of the V_{CC} inputs is below its predetermined threshold, RST will stay a logic low. Once all of the V_{CC} inputs rise above their thresholds, an internal timer is started and RST is released after 200ms. RST outputs the inverted state of what is seen on RST.

 \overline{RST} is reasserted whenever any one of the V_{CC} inputs drops below its predetermined threshold and remains asserted until 200ms after all of the V_{CC} inputs are above their thresholds.

On power-down, once any of the V_{CC} inputs drops below its threshold, \overline{RST} is held at a logic low. A logic low of 0.4V is guaranteed until V_{CC3} and V_{CC5} drops below 1V.

Pushbutton Reset

The LTC1536 provides a pushbutton reset input pin. The PBR input has an internal pull-up current source to V_{CC3} . If the PBR pin is not used it can be left floating.

APPLICATIONS INFORMATION

When the PBR is pulled low for less than t_{PB} ($\approx 2~sec$), a narrow (100µs typ) soft reset pulse is generated on the SRST output pin after the button is released. The push-button circuitry contains an internal debounce counter which delays the output of the soft reset pulse by typically 20ms. This pin can be OR-tied to the RST pin and issue what is called a "soft" reset. The SRST thereby resets the microprocessor without interrupting the DRAM refresh cycle. In this manner DRAM information remains undisturbed. Alternatively, SRST may be monitored by the processor to initiate a software-controlled reset.

When the \overline{PBR} pin is held low for longer than t_{PB} (\approx 2 sec), a standard reset is generated. Once the 2-second period has elapsed, a reset signal is produced by the pushbutton logic, thereby clearing the reset counter. Once the \overline{PBR} pin is released, the reset counter begins counting the reset period (200ms nominal). Consequently, the reset outputs remain asserted for approximately 200ms after the button is released.

Fast Undervoltage for PCI Applications

The LTC1536 is designed for PCI Local Bus applications that require reset to be asserted quickly in response to one or both of the power supply rails (5V and 3.3V) going out of spec. The spec for t_{FAIL} and t_{PF} are met with enough margin to give the designer the ability to add follow-on logic as needed by system requirements. The V_{CCA} pin can be used to monitor the "power good" signal and keep reset applied until both supplies are in spec and the power good signal is high.

Glitch Immunity and Fast Undervoltage Detection

The LTC1536 achieves its high speed characteristics while maintaining glitch immunity by using two sets of comparators. The V_{CC5} and V_{CC3} sense inputs each have two comparators set at different thresholds. A slow, very accurate comparator monitors the supply for precision undervoltage detection. In parallel, but with a threshold 250mV lower than the precision threshold, is a very fast comparator that detects when the supply is quickly going out of specification. Because the fast comparator threshold is set 250mV above the PCI specification, typical values for $t_{\rm FAII}$ can be negative.

3V or 5V Power Detect/Gate Drive


The LTC1536 for the most part is powered internally from the V_{CC3} pin. The exception is at the gate drive of the output FET on the \overline{RST} pin. On the gate to this FET is power detect circuitry used to detect and drive the gate from either the 3.3V pin or the 5V pin, whichever pin has the highest potential. This ensures the part pulls the \overline{RST} pin low as soon as either input pin is $\geq 1V$.

Extended ESD Tolerance of the PBR Input Pin


The PBR pin is susceptible to ESD since it can be brought out to a front panel in normal applications. The ESD tolerance of this pin can be increased by adding a resistor in series with the PBR pin. A 10k resistor can increase the ESD tolerance of the PBR pin to approximately 10kV. The PBR's internal pull-up current of 7μ A typical means there is only 70mV (150mV max) dropped across the resistor.

TYPICAL APPLICATIONS

PCI Expansion Board RST Generation




Dual Supply Monitor (3.3V and 5V, V_{CCA} Input Monitoring "Power Good")




TYPICAL APPLICATIONS


Triple Supply Monitor (3.3V, 5V and Adjustable)




RESET Valid for V_{CC3} Down to OV in a Dual Supply Application



SRST Tied to RST and OR-Tying Other Sources to RST to Generate Reset and Reset



Using V_{CCA} Tied to DC/DC Feedback Divider





PACKAGE DESCRIPTION


 $\label{lem:decomposition} \textbf{Dimensions in inches (millimeters) unless otherwise noted.}$

MS8 Package 8-Lead Plastic MSOP

(LTC DWG # 05-08-1660)








- * DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG # 05-08-1610)





- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE


SO8 0996

0.004 - 0.010

TYPICAL APPLICATIONS

Quad Supply Monitor: 12V: Undervoltage, Overvoltage 5V: Undervoltage, Overvoltage 3.3V: Undervoltage, Overvoltage

-12V: Undervoltage



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC690	5V Supply Monitor, Watchdog Timer and Battery Backup	4.65V Threshold
LTC694-3.3	3.3V Supply Monitor, Watchdog Timer and Battery Backup	2.9V Threshold
LTC699	5V Supply Monitor and Watchdog Timer	4.65V Threshold
LTC1232	5V Supply Monitor, Watchdog Timer and Pushbutton Reset	4.37V/4.62V Threshold
LTC1326	Micropower Precision Triple Supply Monitor	4.725V, 3.118V, 1V Thresholds (±0.75%)
LTC1326-2.5	Micropower Precision Triple Supply Monitor	2.363V, 3.118V, 1V Thresholds (±0.75%)