#### 查询TPS2216DAP供应商


### <u>捷多邦,专业PCB打样工厂,24小时加急出货</u> TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS SLVS179C - MARCH 1999 - REVISED JULY 1999

- Fully Integrated xVCC and xVPP Switching
- xVPP Programmed Independent of xVCC
- 3.3-V, 5-V, and/or 12-V Power Distribution
- Low r<sub>DS(on)</sub> (60-mΩ xVCC Switch Typical)
- Short Circuit and Thermal Protection
- 150-μA (maximum) Quiescent Current
- Standby Mode: 50-mA Current Limit (Typ)
- 12-V Supply Can Be Disabled
- 3.3-V Low-Voltage Mode
- Meets PC Card<sup>™</sup> Standards
- TTL-Logic Compatible Inputs
- Available in 30-Pin SSOP (DB) and 32-Pin TSSOP (DAP) Packages
- Break-Before-Make Switching
- Internal Power-On Reset

#### description

The TPS2216 PC Card power-interface switch provides an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on a single integrated circuit. This device allows the distribution of 3.3-V, 5-V, and/ or 12-V power to the card. The current-limiting feature eliminates the need for fuses. Currentlimit reporting can help the user isolate a system fault.

The TPS2216 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5-V power. This feature facilitates low-power system designs such as sleep modes where only 3.3 V is available. This device also has the ability to program the xVPP outputs independent of the xVCC outputs. A standby mode that changes all output-current limits to 50 mA (typical) has been incorporated.



<sup>†</sup> The TPS2216 is identical to the TPS2214 in all respects except packaging and pin assignments. NC – No internal connection

16

🗀 3.3V

15

3.3V 🗆

End-equipment applications for the TPS2216 include: notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners.

The TPS2216 is backward-compatible with the TPS2202A and TPS2206.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Card is a trademark of PCMCIA (Personal Computer Memory Card International Association).



#### **AVAILABLE OPTIONS**

	PACKAGED DEVICES <sup>†</sup>					
ТJ	PLASTIC SMALL OUTLINE (DB)	PowerPAD PLASTIC SMALL OUTLINE™ (DAP)				
–40°C to 125°C	TPS2216DB(R)	TPS2216DAP(R)				


<sup>†</sup> The DB and DAP packages are available in tubes and left-end taped and reeled. Add R suffix to device type (e.g., TPS2216DBR) for taped and reeled.

#### **Terminal Functions**

	TERMINAL			
NAME	N	NO. I/O DESCRIPTION		DESCRIPTION
NAME	DB	DAP		
3.3V	15, 16, 17	16, 17, 18	Ι	3.3-V input for card power and/or chip power if 5 V is not present
5V	1, 2, 30	1, 2, 32	Ι	5-V input for card power and/or chip power
12V	7, 24	8, 25	Ι	12-V V <sub>pp</sub> input card power
AVCC	9, 10, 11	10, 11, 12	0	VCC output: 3.3-V, 5-V, GND or high impedance to card
AVPP	8	9	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
BVCC	20, 21, 22	21, 22, 23	0	VCC output: 3.3-V, 5-V, GND or high impedance to card
BVPP	23	24	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
GND	12	13		Ground
MODE	29	30	I	TPS2206 operation when floating or pulled low; must be pulled high externally for TPS2216 operation. MODE is internally pulled low with a 150-k $\Omega$ pulldown resistor.
OC	18	20	0	Logic-level output that goes low when an overcurrent or overtemperature condition exists.
RESET	6	7	I	Logic-level reset input active high. Do not connect if $\overline{\text{RESET}}$ pin is used. RESET is internally pulled low with a 150-k $\Omega$ pulldown resistor.
RESET	14	14	I	Logic-level reset input active low. Do not connect if RESET pin is used. The pin is internally pulled high with a 150-k $\Omega$ pullup resistor.
STBY	19	19	I	Logic-level active low input sets the TPS2216 to standby mode and sets all current limits to 50 mA. The pin is internally pulled high with a 150-k $\Omega$ pullup resistor.
CLOCK	4	5	I	Logic-level clock for serial data word
DATA	3	4	I	Logic-level serial data word
LATCH	5	6	Ι	Logic-level latch for serial data word
NC	13, 25, 26, 27, 28	3, 15, 26, 27, 28, 29, 31		No internal connection

PowerPAD is a trademark of Texas Instruments Incorporated.





#### functional block diagram (pin numbers refer to DB package)

<sup>†</sup>Both 12V pins must be connected together.



absolute maximum ratings over operating virtual free-air temperature (unless otherwise noted)<sup>†</sup>

Input voltage range for card power: V <sub>I(3.3V)</sub> V <sub>I(5V)</sub>	–0.3 V to 6 V
VI(12V) ·····	
Logic input voltage	
Output voltage range: V <sub>O(xVCC)</sub>	–0.3 V to 6 V
V <sub>O(xVPP</sub> )	–0.3 V to 14 V
Continuous total power dissipation	See Dissipation Rating Table
Output current: I <sub>O(xVCC)</sub>	Internally limited
	Internally limited
IO(xVPP) · · · · · · · · · · · · · · · · · ·	Internally limited –40°C to 125°C
IO(xVPP) Operating virtual junction temperature range, T <sub>J</sub> Storage temperature range, T <sub>stq</sub>	–40°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
DB	1095 mW	10.99 mW/°C	602 mW	438 mW	
DAP	4255 mW	42.55 mW/°C	2340 mW	1702 mW	

<sup>‡</sup>These devices are mounted on an JEDEC low-k board (2 oz. traces on surface), 1-W power applied.

#### recommended operating conditions

		MIN	MAX	UNIT
	V <sub>I(3.3V)</sub>	2.7	5.25	V
Input voltage, V <sub>I</sub>	V <sub>I(5V)</sub>	2.7	5.25	V
	V <sub>I(12V)</sub>	2.7	5.25	V
	$I_{O(VCC)}$ at $T_{A} = 70^{\circ}C$		1	А
Output current, I <sub>O</sub> Clock frequency Pulse duration Data hold time§ Data setup time§ Latch delay time§ Clock delay time§	$I_{O(VPP)}$ at $T_{A} = 70^{\circ}C$		200	mA
Clock frequency			2.5	MHz
Output current, I <sub>O</sub> Clock frequency Pulse duration Data hold time§ Data setup time§ Latch delay time§ Clock delay time§	Data	200		
	Latch	250		ns
	Clock	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Data hold time§		100		ns
Data setup time§		100		ns
Latch delay time§		100		ns
Clock delay time§		250		ns
Operating virtual jund	tion temperature, TJ	-40	125	°C

§ Refer to Figures 2 and 3.



# electrical characteristics, $T_J = 25^{\circ}C$ , $V_{I(5V)} = 5 V$ , $V_{I(3.3V)} = 3.3 V$ , $V_{I(12V)} = 12 V$ , STBY floating, all outputs unloaded (unless otherwise noted)

#### power switch

	PARAMETER				TEST CONDITIONS			TYP	MAX	UNIT
				TJ = 25°C,	I <sub>O</sub> = 1 A			60	85	
		3.3 V to xVCC, with one		TJ = 125°C,	I <sub>O</sub> = 1 A			90	120	
		switch on		T <sub>J</sub> = 25°С,	$V_{I(5V)} = 0,$	I <sub>O</sub> = 1 A		65	85	
				TJ = 125°C,	$V_{I(5V)} = 0,$	I <sub>O</sub> = 1 A		90	130	
		5 V to xVCC, with o	one	TJ = 25°C,	I <sub>O</sub> = 1 A			60	85	
		switch on		T <sub>J</sub> = 125°C,	I <sub>O</sub> = 1 A			90	120	mΩ
				TJ = 25°C,	$I_{O} = 1 A each$			65	105	11152
		3.3 V to xVCC, with	n two	TJ = 125°C,	I <sub>O</sub> = 1 A each			95	140	
	Switch	switches on		T <sub>J</sub> = 25°С,	$V_{I(5V)} = 0,$	I <sub>O</sub> = 1 A each		70	105	
	resistance <sup>†</sup>			T <sub>J</sub> = 125°C,	$V_{I(5V)} = 0,$	I <sub>O</sub> = 1 A each		100	140	
		5 V to xVCC, with t	WO	TJ = 25°C,	I <sub>O</sub> = 1 A each			70	105	
		switches on		TJ = 125°C,	I <sub>O</sub> = 1 A each			100	140	
		3.3 V/5 V/12 V to x		T <sub>J</sub> = 25°C,	l <sub>O</sub> = 50 mA			0.7	1	
	5.5 V/3 V/12 V 10 XVFF		TJ = 125°C,	l <sub>O</sub> = 50 mA			1.4	2.5		
		3.3 V/5 V to xVCC		TJ = 25°C,	STBY = low,	I <sub>O</sub> = 30 mA		1.4	2	Ω
		3.5 775 7 10 2700		T <sub>J</sub> = 125°C,	STBY = low,	I <sub>O</sub> = 30 mA		2	3	22
		3.3 V/5 V/12 V to xVPP		TJ = 25°C,	STBY = low,	I <sub>O</sub> = 30 mA		5	7	
		0.0 V/0 V/12 V 10 X	VII	TJ = 125°C,	$\overline{\text{STBY}} = \text{low},$	l <sub>O</sub> = 30 mA		10	16	
	Clamp low	VO(xVCC)		I <sub>O(xVCC)</sub> at 10 mA, After reset				0.275	0.8	V
	voltage	VO(xVPP)		IO(xVPP) at 7	10 mA, After res	et		0.275	0.8	v
	IO(xVCC) High-impedance		$T_J = 25^{\circ}C$				1	10		
	Leakage current	state IO(xVPP) High-impedance state		T <sub>J</sub> = 125°C T <sub>J</sub> = 25°C				2	50	μA
lkg	Leakage current							1	10	
				Tј = 125°С				2	50	
		IO(xVCC)		$T_J = 85^{\circ}C$ , output powered into a short to GND		1		2.2	Α	
	Short-circuit	I <sub>O(xVPP)</sub>		$1 \text{ J} = 85^{\circ}\text{C}$ , output powered into a short to GND		250		500	mA	
OS	output current	Standby mode IO()	(VCC)	Т <sub>Ј</sub> = 85°С,			35	50	65	
	limit†	Standby mode I <sub>O(xVPP)</sub>		Output powered into a short to GND,			30	50	60	mA
		``	KVPP)	SIBY = 0 V	STBY = 0 V		30		00	
	Current limit response time‡	xVCC switch		100-m $\Omega$ shor	t circuit			100		μs
	response time+	xVPP switch	1.					16		
			I <sub>I(3.3V)</sub>	ł.,				0.01	2	
		Normal operation	II(5V)	VO(xVCC) =	VO(xVPP) = 5	v .		100	120	μA
		and in reset	II(12V)					6	10	
		mode	I <sub>I(3.3V)</sub>	$V_{I(5V)} = 0,$	VO(xVCC) =	= 3.3 V.		100	120	
I	Input current§		II(5V)	$V_{O(xVPP)} =$	12 V	,		0		μA
		L	II(12V)	` <i>'</i>				22	30	
			I <sub>I(3.3V)</sub>						1	1
		Shutdown mode	II(5V)	$V_{O(xVCC)} = Hi-Z, V_{O(xVPP)} = Hi-Z$		p) = Hi-Z			1	μA
		I <sub>I(12V)</sub>							1	
	Thermal	Trip point, TJ						155		°C
	shutdown‡	Hysteresis						10		

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature (250-μs-wide pulse, less than 0.5% duty cycle); thermal effects must be taken into account separately.

\$ Specified by design, not tested in production.
\$ Input currents do not include logic input currents (presented in electrical characteristics for logic section); clock is inactive.

NOTE:  $V_{I(3,3V)}$  or  $V_{I(5V)}$  must be biased for switches to function.



#### logic section (CLOCK, DATA, LATCH, MODE, RESET, RESET, STBY, OC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{I(RESET)} = 5 V \text{ or } V_{I(RESET)} = 0 V$		30	50	
	I(RESET) or I(RESET)	$V_{I(RESET)} = 0 V \text{ or } V_{I(RESET)} = 5 V$			1	
	1	VI(MODE) = 5 V		30	50	
Logic input current	II(MODE) <sup>†</sup>	VI(MODE) = 0 V			1	μΑ
	1	$V_{I}(\overline{STBY}) = 5 V$			1	
	II(STBY) <sup>†</sup>	$V_{I}(\overline{STBY}) = 0 V$		30	50	
	II(CLOCK) or II(DATA) or II(LATCH)				1	
Logic input high leve	1	V <sub>I(5V)</sub> = 5 V	2			V
Logic input high leve	1	V <sub>I(5V)</sub> = 0 V	2			v
Logic input low level					0.8	V
Logic output high level, OC		$V_{I(5V)} = 5 V$ , $I_{O} = 1 mA$	V <sub>I(5V)</sub> -0.4			V
		$V_{I(5V)} = 0 V$ , $I_{O} = 1 mA$	V <sub>I(3.3V)</sub> -0.4			V
Logic output low leve	el, OC	I <sub>O</sub> = 1 mA			0.4	V

<sup>†</sup>RESET and MODE have internal 150-k $\Omega$  pulldown resistors; RESET and STBY have internal 150-k $\Omega$  pullup resistors.




	PARAMETER <sup>†</sup>	LOAD CONDITION <sup>†</sup>	TEST CONDITION	NST	MIN TYP	MAX	UNIT
		$C_{L(xVCC)} = 0.1 \ \mu F,$ $C_{L(xVPP)} = 0.1 \ \mu F,$	V <sub>O</sub> (xVCC)		1		
	Output vice timest	$I_{O(xVCC)} = 0$ $I_{O(xVPP)} = 0$	V <sub>O(xVPP)</sub>		0.8		
tr	Output rise times‡	C <sub>L(xVCC)</sub> = 150 μF, C <sub>L(xVPP)</sub> = 10 μF,	V <sub>O(x</sub> VCC)		1.2		ms
		$I_O(xVCC) = 1 A,$ $I_O(xVPP) = 50 mA$	V <sub>O(xVPP)</sub>		2.5		
		$\begin{array}{l} C_{L(xVCC)} = 0.1 \ \mu\text{F}, \\ C_{L(xVPP)} = 0.1 \ \mu\text{F}, \end{array}$	VO(xVCC)		0.01		
tf	Output fall times <sup>‡</sup>	$I_{O(xVCC)} = 0$ $I_{O(xVPP)} = 0$	V <sub>O(xVPP)</sub>		0.01		ms
ч	Output fail times+	$C_{L(xVCC)} = 150 \ \mu\text{F},$ $C_{L(xVPP)} = 10 \ \mu\text{F},$	V <sub>O(xVCC)</sub>		3		1113
		$I_O(xVCC) = 1 A,$ $I_O(xVPP) = 50 mA$	V <sub>O(xVPP)</sub>		8		
			Latch↑ to xVPP (12 V)	<sup>t</sup> pd(on)	3		
				<sup>t</sup> pd(off)	25		
			Latch↑ to xVPP (5 V)	<sup>t</sup> pd(on)	0.6		
				<sup>t</sup> pd(off)	8.5		
			Latch <sup>↑</sup> to xVPP (3.3 V), V <sub>I(5V)</sub> = 5 V	<sup>t</sup> pd(on)	0.6		
		$C_{L(XVCC)} = 0.1 \ \mu\text{F},$		tpd(off)	9		
		$C_{L(XVPP)} = 0.1 \mu\text{F},$	Latch <sup>↑</sup> to xVPP (3.3 V),	<sup>t</sup> pd(on)	1.4		
		$I_{O(XVCC)} = 0$	$V_{I(5V)} = 0 V$	<sup>t</sup> pd(off)	9		
		IO(xVPP) = 0	0§ Latch <sup>↑</sup> to xVCC (5 V) Latch <sup>↑</sup> to xVCC (3.3 V), $V_{I}(5V) = 5 V$	<sup>t</sup> pd(on)	0.3		
				<sup>t</sup> pd(off)	15		
				<sup>t</sup> pd(on)	0.2		
				<sup>t</sup> pd(off)	15		
			Latch <sup>↑</sup> to xVCC (3.3 V),	<sup>t</sup> pd(on)	0.4		
	Development in the state of the		$V_{I(5V)} = 0 V$	<sup>t</sup> pd(off)	15		
bd	Propagation delay‡			<sup>t</sup> pd(on)	4.5		ms
			Latch <sup>↑</sup> to xVPP (12 V)	<sup>t</sup> pd(off)	13		
				<sup>t</sup> pd(on)	3.3		
			Latch <sup>↑</sup> to xVPP (5 V)	<sup>t</sup> pd(off)	8		
			Latch <sup>↑</sup> to xVPP (3.3 V),	<sup>t</sup> pd(on)	3		
		$C_{\rm L}$ ( ) and $T_{\rm L}$ = 150 µE	$V_{I(5V)} = 5 V$	<sup>t</sup> pd(off)	9		
		$C_{L(XVCC)} = 150 \ \mu\text{F},$ $C_{L(XVPP)} = 10 \ \mu\text{F},$	Latch <sup>↑</sup> to xVPP (3.3 V),	<sup>t</sup> pd(on)	3		
		$I_{O(x)/CC)} = 1 A,$	$V_{I(5V)} = 0 V$	<sup>t</sup> pd(off)	9		
		$I_{O(xVPP)} = 50 \text{ mA}$		tpd(on)	1		
			Latch <sup>↑</sup> to xVCC (5 V)	tpd(off)	12		
			Latch <sup>↑</sup> to xVCC (3.3 V),	<sup>t</sup> pd(on)	0.6		
			$V_{I(5V)} = 5 V$	<sup>t</sup> pd(off)	12		
			Latch↑ to xVCC (3.3 V),	<sup>t</sup> pd(on)	1		
			$V_{I(5V)} = 0 V$	<sup>t</sup> pd(off)	12		

† Refer to Parameter Measurement Information

<sup>‡</sup> Specified by design: not tested in production. § No card inserted, assumes 0.1-μF recommended output capacitor (see Figure 34).



SLVS179C – MARCH 1999 – REVISED JULY 1999




PARAMETER MEASUREMENT INFORMATION

Figure 1. Test Circuits and Voltage Waveforms




#### **TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH** FOR SERIAL PCMCIA CONTROL FRS

SLVS179C – MARCH 1999 – REVISED JULY 1999



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

#### Figure 2. Serial-Interface Timing for Independent xVPP Switching When MODE = 5 V or 3.3 V



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D8, see the control logic table.


#### Figure 3. Serial-Interface Timing When MODE = 0 V or Floating

#### Table of Timing Diagrams<sup>†</sup>

FIGURE
4
5
6
7


<sup>†</sup> Timing tests are conducted at free-air temperature,  $V_{I(5V)} = 5 V$ ,  $V_{I(3,3V)} = 3.3 V$ ,  $V_{I(12V)} = 12 V$ ,  $C_L = 0.1 \mu$ F on each output, STBY floating.






#### PARAMETER MEASUREMENT INFORMATION












Figure 5. Short-Circuit Response, Short Applied to Powered-on 12-V xVPP-Switch Output








#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
<sup>t</sup> pd(on)	Turnon propagation delay time, 3.3-V xVCC switch	vs Load capacitance	8
<sup>t</sup> pd(off)	Turnoff propagation delay time, 3.3-V xVCC switch	vs Load capacitance	9
<sup>t</sup> pd(on)	Turnon propagation delay time, 5-V xVCC switch	vs Load capacitance	10
<sup>t</sup> pd(off)	Turnoff propagation delay time, 5-V xVCC switch	vs Load capacitance	11
<sup>t</sup> pd(on)	Turnon propagation delay time, 12-V xVPP switch	vs Load capacitance	12
<sup>t</sup> pd(off)	Turnoff propagation delay time, 12-V xVPP switch	vs Load capacitance	13
t <sub>r</sub>	Rise time, 3.3-V xVCC switch	vs Load capacitance	14
t <sub>f</sub>	Fall time, 3.3-V xVCC switch	vs Load capacitance	15
t <sub>r</sub>	Rise time, 5-V xVCC switch	vs Load capacitance	16
t <sub>f</sub>	Fall time, 5-V xVCC switch	vs Load capacitance	17
t <sub>r</sub>	Rise time, 12-V xVPP switch	vs Load capacitance	18
t <sub>f</sub>	Fall time, 12-V xVPP switch	vs Load capacitance	19
	Input current at VO(XVCC) = VO(XVPP) =3.3 V	vs Junction temperature	20
lj –	Input current at VO(xVCC) = VO(xVPP) =5 V	vs Junction temperature	21
	Input current at VO(xVCC) = 5 V, VO(xVPP) = 12 V	vs Junction temperature	22
	Static drain-source on-state resistance, 3.3-V xVCC switch (VI(5V)=0)	vs Junction temperature	23
<b>.</b>	Static drain-source on-state resistance, 3.3-V xVCC switch	vs Junction temperature	24
<sup>1</sup> pd(off) <sup>1</sup> pd(on) <sup>1</sup> pd(on) <sup>1</sup> pd(on) <sup>1</sup> pd(off) <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> tr <sup>1</sup> T <sup>1</sup> DS(on) <sup>1</sup> O(xVCC)	Static drain-source on-state resistance, 5-V xVCC switch	vs Junction temperature	25
<sup>1</sup> pd(off) <sup>1</sup> pd(off) <sup>1</sup> pd(off) <sup>1</sup> pd(off) <sup>1</sup> pd(off) <sup>1</sup> r <sup>1</sup> r <sup>1</sup> f <sup>1</sup> r <sup>1</sup> f <sup>1</sup> f <sup></sup>	Static drain-source on-state resistance, 12-V xVPP switch	vs Junction temperature	26
	DC input-to-output voltage (drop), 3.3-V xVCC switch (VI(5V)=0)	vs Load current	27
VIO(xVCC)	DC input-to-output voltage (drop), 3.3-V xVCC switch	vs Load current	28
· · ·	DC input-to-output voltage (drop), 5-V xVCC switch	vs Load current	29
VIO(xVPP)	DC input-to-output voltage (drop), 12-V xVPP switch	vs Load current	30
/	Short-circuit current limit, 3.3-V xVCC switch	vs Junction temperature	31
	Short-circuit current limit, 5-V xVCC switch	vs Junction temperature	32
	Short-circuit current limit, 12-V xVPP switch	vs Junction temperature	33

NOTE: Electrical characteristics tests are conducted at V<sub>I(5V)</sub> = 5 V, V<sub>I(3.3V)</sub> = 3.3 V, V<sub>I(12V)</sub> = 12 V, C<sub>L</sub> = 0.1 µF on each output, STBY floating (unless otherwise noted on Figures).






#### **TYPICAL CHARACTERISTICS**



TURNON PROPAGATION DELAY TIME, TURNOFF PROPAGATION DELAY TIME dc, **12-V xVPP SWITCH** 12-V xVPP SWITCH vs vs LOAD CAPACITANCE LOAD CAPACITANCE 6 16 t pd(on) – Turn-on Propagation Delay Time – ms t pd(off) – Turn-off Propagation Delay Time – ms 5 TJ = 125°C 14 ,TJ = 85°℃ TJ = 0°C 4 T\_J = −40°C 12 3 Tj = 0°C TJ = 25°C Tj = 25°Ċ 10 T\_J = −40°C TJ = 85°C 2 TJ = 125°C 8 1 dc Load = 50 mA dc Load = 50 mA 0 6 10 100 1000 0.1 1 0.1 1 10 100 1000 CL – Load Capacitance – µF CL – Load Capacitance – µF Figure 12 Figure 13 FALL TIME, 3.3-V xVCC SWITCH **RISE TIME, 3.3-V xVCC SWITCH** VS VS LOAD CAPACITANCE LOAD CAPACITANCE 2 3.5 TJ = 125°C 1.8 3 1.6 TJ = 25°C T\_J = 85°C TJ = 125°C 2.5 1.4 tf - Fall Time - ms TJ = 85°C t<sub>r</sub> - Rise Time - ms TJ = 0°C 1.2 2 1 Tj = −40°C Tj = 25°C TJ = 0°C 1.5 TJ = −40°C 0.8 0.6 1 0.4 0.5 0.2 dc Load = 1 A dc Load = 1 A 0 0 0.1 10 100 1000 1 0.1 1 10 100 1000 CL – Load Capacitance – µF CL – Load Capacitance – µF Figure 14 Figure 15

#### **TYPICAL CHARACTERISTICS**






**TYPICAL CHARACTERISTICS** 



100

150



#### **TYPICAL CHARACTERISTICS**



150

0

-50

0

50

T<sub>J</sub> – Junction Temperature – °C

Figure 23

-10

-50

0


50

T<sub>J</sub> – Junction Temperature – °C

Figure 22

100

**TYPICAL CHARACTERISTICS** 



TEXAS

Figure 31


DC INPUT-TO-OUTPUT VOLTAGE (DROP), DC INPUT-TO-OUTPUT VOLTAGE (DROP), 3.3-V xVCC SWITCH **5-V xVCC SWITCH** vs vs LOAD CURRENT LOAD CURRENT 0.1 0.1 0.09 125°C 0.09 125°C dc Input-to-Output Voltage (Drop) – V dc Input-to-Output Voltage (Drop) – V 0.08 0.08 85°C 85°C 25°C 25°C 0.07 0.07 0°C 0.06 0.06 0°C -40°C -40°C 0.05 0.05 0.04 0.04 0.03 0.03 0.02 0.02 0.01 0.01 0 0 0.2 0.4 0.6 0.8 0 0.2 0.4 0.6 0.8 1 0 1 IL – Load Current – A I<sub>I</sub> – Load Current – A Figure 28 Figure 29 DC INPUT-TO-OUTPUT VOLTAGE (DROP), SHORT-CIRCUIT CURRENT LIMIT, 12-V xVPP SWITCH 3.3-V xVCC SWITCH vs vs LOAD CURRENT JUNCTION TEMPERATURE 0.06 1.9 125°C dc Input-to-Output Voltage (Drop) – V OS – Short-Circuit Current Limit – A 0.05 1.85 85°C 25°C 0.04 1.8 0°C –40°C 0.03 1.75 0.02 1.7 0.01 1.65 0 1.6 0.02 0.03 50 100 0.01 0.04 0.05 -50 0 150 0 IL – Load Current – A T<sub>J</sub> – Junction Temperature – °C

#### **TYPICAL CHARACTERISTICS**



Figure 30

SLVS179C – MARCH 1999 – REVISED JULY 1999



#### **TYPICAL CHARACTERISTICS**

#### **APPLICATION INFORMATION**

#### overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association), comprising members from leading computer, software, PC Card, and semiconductor manufacturers, was established. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible or able to communicate with one another transparently.

#### PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V<sub>CC</sub>, two V<sub>pp</sub>, and four ground terminals. Multiple V<sub>CC</sub> and ground terminals minimize connector terminal and line resistance. The two V<sub>pp</sub> terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V<sub>CC</sub> terminals; flash-memory programming and erase voltage is supplied through the V<sub>DD</sub> terminals.



#### designing for voltage regulation

The current PCMCIA specification for output voltage regulation,  $V_{O(reg)}$ , of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation,  $V_{PS(reg)}$ , of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses,  $V_{PCB}$ , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop,  $V_{DS}$ , for the TPS2216 would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; so, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the TPS2216. Therefore, the maximum output current, I<sub>O</sub> max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_0 max = \frac{V_{DS}}{r_{DS(on)}}$$

The xVCC outputs can deliver 1 A continuously at 5 V and 3.3 V within regulation over the operating temperature range. The xVPP outputs of the IC can deliver 200 mA continuously.

#### overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2216 takes a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 250 mA to 500 mA, typically around 375 mA.

Second, when an overcurrent condition is detected, the TPS2216 asserts an active low  $\overline{OC}$  signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates. This shuts down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis.



#### 12-V supply not required

Many PC Card switches use the externally supplied 12 V to power gate drive and other chip functions; this requires that power be present at all times. The TPS2216 offers considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 5-V or 3.3-V power supplies. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Additional power savings are realized by the IC during shutdown mode, in which quiescent current drops to a maximum of 1  $\mu$ A.

#### 3.3-V low-voltage mode

The TPS2216 will operate in 3.3-V low-voltage mode when 3.3 V is the only available input voltage ( $V_{I(5V)} = 0$ ,  $V_{I(12V)} = 0$ ). This feature allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes. Note that in this operation mode, the IC will derive its bias current from the 3.3-V input pin and can only provide 3.3 V to the outputs.

#### voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2216 meets all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V<sub>CC</sub> be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2216 includes discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

#### shutdown mode

In the shutdown mode, which can be controlled by bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is limited to 1  $\mu$ A or less to conserve battery power.

#### standby mode

The TPS2216 can be put in standby mode by pulling  $\overline{\text{STBY}}$  low to conserve power during low-power operation. In this mode, all of the power outputs (xVCC and xVPP) will have a nominal current limit of 50 mA.  $\overline{\text{STBY}}$  has an internal 150-k $\Omega$  pullup resistor. The output-switch status of the device must be set, allowing the output capacitors to charge, prior to enabling the standby mode. Changing the setting of the output switches with the device in standby mode may cause an overcurrent response to be generated.

#### mode

The mode pin programs the switches in either TPS2216 or TPS2206 mode. An internal 150-k $\Omega$  pulldown resistor is connected to the pin. Floating or pulling the mode pin low sets the switches in TPS2206 mode; pulling the mode pin high sets the switches in TPS2216 mode. In TPS2206 mode, xVPP outputs are dependent on xVCC outputs. In TPS2216 mode, xVPP is programmed independent of xVCC. Refer to TPS2216 control-logic tables for more information.



#### power supply considerations

The TPS2216 has multiple pins for each of its 3.3-V and 5-V power inputs and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and less power. It is recommended that all input and output power pins be paralleled for optimum operation. Because the two 12-V pins are not internally connected, they must be tied together externally.

To increase the noise immunity of the TPS2216, the power-supply inputs should be bypassed with a 1- $\mu$ F electrolytic or tantalum capacitor paralleled by a 0.047- $\mu$ F to 0.1- $\mu$ F ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- $\mu$ F (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the IC and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken, or allowed to fall, below –0.3 V.

#### **RESET and RESET inputs**

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active-high RESET or active low RESET input will close internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2216 remains in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data can not be latched during Reset mode. RESET and RESET are provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The RESET pin has an internal 150-k $\Omega$  pulldown resistor and the RESET pin has an internal 150-k $\Omega$  pullup resistor. The device will be reset automatically when powered up.

#### calculating junction temperature

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die. The junction temperature is dependent on both  $r_{DS(on)}$  and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 23 through 26, using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$\mathsf{T}_{\mathsf{J}} = \left(\sum \mathsf{P}_{\mathsf{D}} \times \mathsf{R}_{\theta \mathsf{J} \mathsf{A}}\right) + \mathsf{T}_{\mathsf{A}}$$

Where:

 $R_{\theta,JA}$  is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

#### logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figures 2 and 3). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.



#### **APPLICATION INFORMATION**

#### logic inputs and outputs (continued)

The TPS2216 serial interfaces are compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output ( $\overline{OC}$ ) is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

#### **TPS2216 control logic**

#### TPS2216 mode (MODE pulled high)

**xVPP** 

	AVPP (	CONTROL SIG	GNALS	OUTPUT				-	OUTPUT
D8 (SHDN)	D0	D1	D9	V_AVPP	D8 (SHDN)	D4	D5	D10	V_BVPP
1	0	0	Х	0 V	1	0	0	Х	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	Х	12 V	1	1	0	Х	12 V
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z

#### **xVCC**

	AVCC CONTR	OL SIGNALS	OUTPUT	BVCC	OUTPUT		
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z

#### TPS2206 mode (MODE floating or pulled low)

**xVPP** 

	AVPP CONTROL SIGNALS		OUTPUT	BVPP CONTROL SIGNALS			OUTPUT
D8 (SHDN)	D0	D1	V_AVPP	D8 (SHDN)	D4	D5	V_BVPP
1	0	0	0 V	1	0	0	0 V
1	0	1	V_AVCC	1	0	1	V_BVCC
1	1	0	12 V	1	1	0	12 V
1	1	1	Hi-Z	1	1	1	Hi-Z
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z


**xVCC** 

	AVCC CONTROL SIGNALS		OUTPUT	BVCC CONTROL SIGNALS			OUTPUT
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z



#### ESD protections (see Figure 34)

All TPS2216 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with  $0.1-\mu$ F capacitors protects the devices from discharges up to 10 kV.



<sup>†</sup> Maximum recommended output capacitance for xVCC is 220  $\mu$ F and for xVPP is 10  $\mu$ F without  $\overline{OC}$  glitch when switches are powered on.

Figure 34. Detailed Interconnections and Capacitor Recommendations




#### APPLICATION INFORMATION

#### 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 35, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in<sup>2</sup> of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to  $3 \mu A$  when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the 0.7-Ω MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 35. TPS2216 with TPS6734 12-V, 120-mA Supply




**MECHANICAL DATA** 



PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.




**MECHANICAL DATA** 

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 28 PIN SHOWN

DB (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated