－State－of－the－Art EPIC－IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
－ESD Protection Exceeds 2000 V Per MIL－STD－883C，Method 3015；Exceeds 200 V Using Machine Model（ $\mathrm{C}=200 \mathrm{pF}$ ， $R=0$ ）
－Latch－Up Performance Exceeds 500 mA Per JEDEC Standard JESD－17
－Typical $\mathrm{V}_{\text {OLP }}$（Output Ground Bounce）
$<1 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－High－Drive Outputs（ $-32-\mathrm{mA} \mathrm{I}_{\mathrm{OH}}$ ， 64－mA Iol）
－Package Options Include Plastic Small－Outline（DW），Shrink Small－Outline （DB），and Thin Shrink Small－Outline（PW） Packages，Ceramic Chip Carriers（FK），and Plastic（NT）and Ceramic（JT）DIPs

## description

These devices consist of bus transceiver circuits， D－type flip－flops，and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers．Data on the $A$ or $B$ bus is clocked into the registers on the low－to－high transition of the appropriate clock （CLKAB or CLKBA）input．Figure 1 illustrates the four fundamental bus－management functions that can be performed with the＇ABT646．
Output－enable（ $\overline{\mathrm{OE}}$ ）and direction－control（DIR） inputs are provided to control the transceiver functions．In the transceiver mode，data present at the high－impedance port may be stored in either register or in both．


SN54ABT646 ．．．FK PACKAGE （TOP VIEW）


NC－No internal connection

The select－control（SAB and SBA）inputs can multiplex stored and real－time（transparent mode）data．The direction control（DIR）determines which bus will receive data when $\overline{\mathrm{OE}}$ is low．In the isolation mode（ $\overline{\mathrm{OE}}$ high）， A data may be stored in one register and／or B data may be stored in the other register．
When an output function is disabled，the input function is still enabled and may be used to store and transmit data．Only one of the two buses，A or B，may be driven at a time．
To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．
The SN74ABT646 is available in TI＇s shrink small－outline package（DB），which provides the same I／O pin count and functionality of standard small－outline packages in less than half the printed－circuit－board area．
The SN54ABT646 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ．The SN74ABT646 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．


Figure 1. Bus-Management Functions
Pin numbers shown are for DB, DW, JT, NT, and PW packages.

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/Os |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR | CLKAB | CLKBA | SAB | SBA | A1 THRU A8 | B1 THRU B8 |  |
| X | X | $\uparrow$ | X | X | X | Input | Unspecified $\dagger$ | Store A, B unspecified $\dagger$ |
| X | X | X | $\uparrow$ | X | X | Unspecified $\dagger$ | Input | Store B, A unspecified $\dagger$ |
| H | X | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store $A$ and $B$ data |
| H | X | H or L | H or L | X | X | Input disabled | Input disabled | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to $A$ bus |
| L | L | X | H or L | X | H | Output | Input | Stored $B$ data to $A$ bus |
| L | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to B bus |

$\dagger$ The data output functions may be enabled or disabled by various signals at the $\overline{\mathrm{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

## logic symbol $\ddagger$


$\ddagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, JT, NT, and PW packages.
logic diagram (positive logic)


Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

## SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS <br> WITH 3-STATE OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (except I/O ports) (see Note 1) ....................................... -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . .$.
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}$ : SN54ABT646 ........................................... 96 mA
SN74ABT646 .............................................. 128 mA

> Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): DB package $\ldots \ldots \ldots \ldots \ldots \ldots \ldots .0 .65 \mathrm{~W}$
> DW package ...................... 1.7 W
> NT package . . . . . . . . . . . . . . . . . . . . 1.3 W
> PW package ...................... 0.7 W
> Storage temperature range
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
> $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
> 2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 3)

|  |  | SN54ABT646 |  | SN74ABT646 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  | -24 |  | -32 | mA |
| IOL | Low-level output current |  | 48 |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | - | 5 |  | 5 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless

 otherwise noted)

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ The parameters IOZH and IOZL include the input leakage current.
§ This data sheet limit may vary among suppliers.
I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
\# This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | SN54ABT646 |  | SN74ABT646 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 | 125 | 0 | 125 | 0 | 125 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low |  | 4 |  | 4 |  | 4 |  | ns |
|  | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ | High | 3.5 |  | 3. |  | 3.5 |  | ns |
|  |  | Low | 3 |  | 3 |  | 3 |  |  |
| th | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$ |  | 0 |  | 0 |  | 0 |  | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABT646 | SN74ABT646 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 125 |  |  |  | 125 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 2.2 | 4 | 6.8 |  | 2.2 | 7.8 | ns |
| tPHL |  |  | 1.7 | 4 | 7.4 |  | 1.7 | 8.4 |  |
| tPLH | A or B | B or A | 1.5 | 3 | 5.9 | $\pm$ | 1.5 | 6.9 | ns |
| tPHL |  |  | 1.5 | 3.3 | 5.9 | [ | 1.5 | 6.9 |  |
| tPLH | SAB or SBA $\dagger$ | B or A | 1.5 | 4 | 6.1 | c | 1.5 | 7.1 | ns |
| tPHL |  |  | 1.5 | 3.6 | 6.9 | 人 | 1.5 | 7.9 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A or B | 1 | 4.3 | 5.3 | $\bigcirc$ | 1 | 6.3 | ns |
| tPZL |  |  | 2.1 | 5.8 | 7.4 | $\bigcirc$ | 2.1 | 8.8 |  |
| tphz | $\overline{\mathrm{OE}}$ | A or B | 1.5 | 3.5 | 7.3 | Q | 1.5 | 8.3 | ns |
| tpLZ |  |  | 1.5 | 3 | 7 |  | 1.5 | 7.5 |  |
| tPZH | DIR | A or B | 1.2 | 4.5 | 5.7 |  | 1.2 | 6.7 | ns |
| tPZL |  |  | 2.5 | 6.5 | 9 |  | 2.5 | 9.5 |  |
| tPHZ | DIR | A or B | 1.5 | 3.8 | 6.7 |  | 1.5 | 7.7 | ns |
| tplZ |  |  | 1.5 | 3.8 | 7.2 |  | 1.5 | 8.2 |  |

$\dagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {PLH }} / \mathbf{t} \mathbf{P H L}$ | Open |
| $\mathbf{t}^{\mathbf{P L Z}} / \mathbf{t} \mathbf{P Z L}$ | 7 V |
| $\mathbf{t}_{\mathbf{P H Z}} / \mathbf{t} \mathbf{P Z H}$ | Open |



Figure 2. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABT646DBLE | OBSOLETE | SSOP | DB | 24 |  | TBD | Call TI | Call TI |
| SN74ABT646DBR | ACTIVE | SSOP | DB | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DBRE4 | ACTIVE | SSOP | DB | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DGVR | ACTIVE | TVSOP | DGV | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DGVRE4 | ACTIVE | TVSOP | DGV | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DW | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DWE4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DWR | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646DWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646NT | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74ABT646NTE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74ABT646PW | ACTIVE | TSSOP | PW | 24 | 60 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646PWE4 | ACTIVE | TSSOP | PW | 24 | 60 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646PWLE | OBSOLETE | TSSOP | PW | 24 |  | TBD | Call TI | Call TI |
| SN74ABT646PWR | ACTIVE | TSSOP | PW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT646PWRE4 | ACTIVE | TSSOP | PW | 24 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the Tl part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
24 PINS SHOWN


4040050/B 04/95

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

DGV (R-PDSO-G**)


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins - MO-194

DW (R-PDSO-G24)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.

DB (R-PDSO-G**)
28 PINS SHOWN


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-150


| PIM PINS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |

## Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

