DATA SHEET

74ABT16646 74ABTH16646

16-bit bus transceiver/register (3-State)

Product specification
Supersedes data of 1995 Aug 17
IC23 Data Handbook

1998 Feb 27







Philips Semiconductors Product specification

16-bit bus transceiver/register (3-State)

74ABT16646 74ABTH16646

FEATURES

- Independent registers for A and B buses
- Multiple Vcc and GND pins minimize switching noise
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- Multiplexed real-time and stored data
- Outputs sink 64mA and source 32mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- 74ABTH16646 incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ABT16646 high—performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16646 16-bit transceiver/register consists of two sets of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable ($n\overline{OE}$) and Direction (nDIR) pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (nSAB, nSBA) pins determine whether data is stored or transferred through the device in real-time. The nDIR determines which bus will receive data when the n $\overline{\text{OE}}$ is active Low. In the isolation mode (n $\overline{\text{OE}}$ = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.

Two options are available, 74ABT16646 which does not have the bus-hold feature and 74ABTH16646 which incorporates the bus-hold feature.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nAx to nBx	$C_L = 50pF; V_{CC} = 5V$	3.3 2.7	ns
C _{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	3	pF
C _{I/O}	I/O capacitance	$V_O = 0V \text{ or } V_{CC}$; 3-State	7	pF
	Ouisseent supply surrent	Outputs disabled; V _{CC} =5.5V	550	μΑ
Iccz	Quiescent supply current	Outputs low; V _{CC} =5.5V	9	mA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABT16646 DL	BT16646 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABT16646 DGG	BT16646 DGG	SOT364-1
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABTH16646 DL	BH16646 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABTH16646 DGG	BH16646 DGG	SOT364-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION				
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A				
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A				
1, 28	1DIR, 2DIR	Direction control inputs				
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	Data inputs/outputs (A side)				
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	Data inputs/outputs (B side)				
56, 29	1 OE , 2 OE	Output enable inputs				
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)				
7, 22, 35, 50	V _{CC}	Positive supply voltage				

PIN CONFIGURATION



FUNCTION TABLE

		INPUTS	3			DATA	A I/O	OPERATING MODE
nŌE	nDIR	nCPAB	nCPBA	nSAB	nSBA	nAx	nBx	OPERATING MODE
Х	Х	1	Х	Х	Х	Input	Unspecified output*	Store A, B unspecified
Х	Х	Х	1	Х	Х	Unspecified output*	Input	Store B, A unspecified
H H	X X	↑ H or L	↑ H or L	X X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X X	L	Output	Input	Real time B data to A bus Stored B data to A bus
L	H H	X H or L	X X	L H	X	Input	Output	Real time A data to B bus Stored A data to B bus

H = High voltage level

L = Low voltage level


X = Don't care

= Low-to-High clock transition


The data output function may be enabled or disabled by various signals at the nOE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low–to–High transition of the clock.

74ABT16646 74ABTH16646






LOGIC SYMBOL



74ABT16646 74ABTH16646


SH00028

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74ABT16646.



74ABT16646 74ABTH16646

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		−0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
l _{ok}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
1	DC output current	output in Low state	128	mA
Гоит	De output current	output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to 150	°C

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ABT16646 74ABTH16646

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
31MBOL	TANAMETEN	MIN	MAX	ONIT
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Tai	_{mb} = +25	°C	T _{amb} =	-40°C 85°C	UNIT
				MIN	TYP	MAX	MIN	MAX	1 1
V _{IK}	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$			-0.9	-1.2		-1.2	V
		$V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{IL}$	or V _{IH}	2.5	2.9		2.5		V
V _{OH}	High-level output voltage	$V_{CC} = 5.0V; I_{OH} = -3mA; V_{I} = V_{IL}$	or V _{IH}	3.0	3.4		3.0		V
		$V_{CC} = 4.5V; I_{OH} = -32mA; V_I = V_{IL}$	or V _{IH}	2.0	2.4		2.0		V
V _{OL}	Low-level output voltage	$V_{CC} = 4.5V; I_{OL} = 64mA; V_{I} = V_{IL} c$		0.35	0.55		0.55	V	
V _{RST}	Power-up output voltage ³	$V_{CC} = 5.5V; I_{O} = 1mA; V_{I} = GND c$	r V _{CC}		0.13	0.55		0.55	V
l _l	Input leakage current	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±0.01	±1.0		±1.0	μΑ	
	5 11 11 14 5	$V_{CC} = 4.5V; V_I = 0.8V$		35			35		
I _{HOLD}	Bus Hold current A or B Ports ⁵ 74ABTH16646	$V_{CC} = 4.5V; V_I = 2.0V$							μΑ
		$V_{CC} = 5.5V; V_I = 0 \text{ to } 5.5V$		±800					
l _{OFF}	Power-off leakage current	7 0 7 1	$V_{CC} = 0.0V$; $V_{O} = 4.5V$; $V_{I} = 0.0V$ or 5.5V					±100	μΑ
I _{PU/PD}	Power-up/down 3-State output current ⁴	V_{CC} = 2.1V; V_O = 0.0V or V_{CC} ; V_I = GND or V_{CC} ; OE/ \overline{OE} = X			±1.0	±50		±50	μА
I _{IH} + I _{OZH}	3-State output High current	$V_{CC} = 5.5V; V_O = 5.5V; V_I = V_{IL} \text{ or}$	V _{IH}		1.0	10		10	μА
I _{IL} + I _{OZL}	3-State output Low current	$V_{CC} = 5.5V; V_O = 0.0V; V_I = V_{IL} \text{ or }$	V _{IH}		-1.0	-10		-10	μΑ
I _{CEX}	Output High leakage current	$V_{CC} = 5.5V; V_O = 5.5V; V_I = GND$	or V _{CC}		5.0	50		50	μА
I _O	Output current ¹	$V_{CC} = 5.5V; V_{O} = 2.5V$		-50	-80	-180	-50	-180	mA
Іссн		$V_{CC} = 5.5V$; Outputs High, $V_I = GN$	ID or		0.55	2		2	mA
I _{CCL}	Quiescent supply current	$V_{CC} = 5.5V$; Outputs Low, $V_I = GN$	D or V _{CC}		9	19		19	mA
I _{CCZ}		V_{CC} = 5.5V; Outputs 3–State; V _I = GND or V _{CC}		0.55	2		2	mA	
Δl _{CC}	Additional supply current per input pin ² 74ABT16646	V _{CC} = 5.5V; one input at 3.4V, other inputs at V _{CC} or GND		5.0	50		50	μА	
Δl _{CC}	Additional supply current per input pin ² 74ABTH16646	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND			200	500		500	μА

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

- This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0V and 2.0V, with a transition time of up to 100msec. From V_{CC} = 21.V to V_{CC} = 5V ± 10% a transition time of up to 100µsec is permitted.

 5. This is the bus hold overdrive current required to force the input to the opposite logic state.

74ABT16646 74ABTH16646

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500\Omega$

					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	,	T _{amb} = +25°(V _{CC} = +5.0\	C /	T _{amb} = +8: V _{CC} = +5	UNIT	
			MIN	TYP	TYP MAX		MIN MAX	
f _{MAX}	Maximum clock frequency	1	125			125		MHz
t _{PLH} t _{PHL}	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	3.3 2.7	4.0 4.1	1.5 1.5	4.9 4.7	ns
t _{PLH} t _{PHL}	Propagation delay nAx to nBx or nBx to nAx	2	1.0 1.0	2.3 2.0	3.2 4.1	1.0 1.0	3.9 4.6	ns
t _{PLH} t _{PHL}	Propagation delay nSAB to nBx or nSBA to nAx	2, 3	1.0 1.0	3.1 2.7	4.3 4.3	1.0 1.0	5.0 5.0	ns
t _{PZH} t _{PZL}	Output enable time nOE to nAx or nBx	5, 6	1.0 1.5	3.2 3.3	4.6 4.9	1.0 1.5	5.5 5.7	ns
t _{PHZ} t _{PLZ}	Output disable time nOE to nAx or nBx	5, 6	1.5 1.5	3.5 2.7	4.9 4.1	1.5 1.5	5.4 4.5	ns
t _{PZH} t _{PZL}	Output enable time nDIR to nAx or nBx	5, 6	1.0 1.5	4.1 4.3	4.8 4.8	1.0 1.5	5.4 5.6	ns
t _{PHZ} t _{PLZ}	Output disable time nDIR to nAx or nBx	5, 6	2.0 1.5	3.6 2.7	5.7 5.1	2.0 1.5	6.7 5.9	ns


AC SETUP REQUIREMENTS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω


SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	: +25°C : +5.0V	T_{amb} = -40 to +85°C V_{CC} = +5.0V \pm 0.5V	UNIT
			MIN	TYP	MIN	
t _S (H) t _S (L)	Setup time nAx to nCPAB, nBx to nCPBA	4	2.0 1.5	1.0 0.8	2.0 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nCPAB, nBx to nCPBA	4	1.5 1.0	0.0 -0.7	1.5 1.0	ns
t _w (H) t _w (L)	Pulse width, High or Low nCPAB or nCPBA	1	4.5 3.0	2.5 2.0	4.5 3.0	ns

AC WAVEFORMS

 $V_{M} = 1.5V$, $V_{IN} = GND$ to 3.0V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nSAB to nBx or nSBA to nAx, nAx to nBx or nBx to nAx


74ABT16646 74ABTH16646

AC WAVEFORMS (Continued)


 $V_{M} = 1.5V, V_{IN} = GND \text{ to } 3.0V$




Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx



Waveform 4. Data Setup and Hold Times




Waveform 5. 3–State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3–State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs

AMP (V) 90% NEGATIVE **PULSE** 10% 10% tTHL (tF) tTLH (tR) tTLH (tR) $t_{THL} \ (t_F)$ AMP (V) 90% 90% POSITIVE **PULSE** 10%

V_M = 1.5V Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

- R_I = Load resistor; see AC CHARACTERISTICS for value.
- $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.


FAMILY	IN	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F							
74ABT/H16	4ABT/H16 3.0V		500ns	2.5ns	2.5ns							

SA00018

74ABT16646 74ABTH16646

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



UNIT	A max.	Α ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT371-1		MO-118AB				93-11-02 95-02-04

74ABT16646 74ABTH16646

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



Philips Semiconductors Product specification

16-bit bus transceiver/register (3-State)

74ABT16646 74ABTH16646

Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product	

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-03498

Let's make things better.



