捷多邦,专业PC**SN54ABT46646**(高**N**)基4ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS212D - JUNE 1992 - REVISED JULY 1999

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16646 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.

SN54ABT16646 . . . WD PACKAGE SN74ABT16646 . . . DGG OR DL PACKAGE (TOP VIEW)

1		П		
1DIR	1		56	10E
1CLKAB	2		55	1CLKBA
1SAB	3		54	1SBA
GND [4		53	GND
1A1 [5		52] 1B1
1A2 [6		51] 1B2
V _{CC} [7		50] v _{cc}
1A3 [8		49] 1B3
1A4 [9		48] 1B4
1A5 [10		47] 1B5
GND [11		46	GND
1A6 [12		45] 1B6
1A7 [13		44] 1B7
1A8 [14		43] 1B8
2A1 [15		42] 2B1
2A2 [16		41	2B2
2A3 [17		40] 2B3
GND [18		39] GND
2A4 [19		38] 2B4
2A5 [20		37] 2B5
2A6 [21		36] 2B6
V _{CC} [22		35] V _{CC}
2A7 [23		34	2B7
2A8 [24		33	2B8
GND [25		32] GND
2SAB [26		31] 2SBA
2CLKAB	27		30	2CLKBA
2DIR [28		29] 2 <mark>0E</mark>

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Videbus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SN54ABT16646, SN74ABT16646 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS212D – JUNE 1992 – REVISED JULY 1999

description (continued)

The SN54ABT16646 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16646 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

		INP	UTS			DATA	\ I/O†	ODED ATION OD EUNOTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8 B1–B8		OPERATION OR FUNCTION
Х	Х	1	Х	Х	Χ	Input	Unspecified	Store A, B unspecified [†]
X	X	Χ	\uparrow	X	Χ	Unspecified	Input	Store B, A unspecified [†]
Н	Х	1	1	Х	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Χ	Input	Output	Real-time A data to B Bus
L	Н	H or L	Х	Н	Χ	Input	Output	Stored A data to bus

[†] The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCBS212D - JUNE 1992 - REVISED JULY 1999





Figure 1. Bus-Management Functions



SCBS212D - JUNE 1992 - REVISED JULY 1999


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



SCBS212D - JUNE 1992 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16646	96 mA
SN74ABT16646	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AB1	Г16646	SN74AB1	Г16646	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	/IL Low-level input voltage					0.8	V
٧ _I	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS212D - JUNE 1992 - REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETED	TEST COL	IDITIONS	T	A = 25°C	;	SN54AB	Г16646	SN74AB1	Г16646	UNIT
PAR	RAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
٧ıĸ		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\/a		V _{CC} = 5 V,	IOH = -3 mA	3			3		3		V
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
Val		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
V _{hys}					100						mV
l _l	Control inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND				±1		±1		±1	μА
	A or B ports					±20		±20		±20	
lozh‡		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			10		10		10	μΑ
lozL [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
Icc	A or B ports	$I_{\Omega} = 0$,	Outputs low			32		32		32	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2	
	Doto inputo	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			50		50		50	
ΔICC¶	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				50		50		50	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			8						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[†] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS212D - JUNE 1992 - REVISED JULY 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AE	T16646		
		V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
t _W	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74AE	T16646		
		V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
t _W	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns

SCBS212D - JUNE 1992 - REVISED JULY 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			125			125		MHz
^t PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ns
t _{PHL}	CERDA OI CERAD	AOIB	1.5	3.2	4.1	1	5	115
tPLH	A or B	B or A	1	2.3	3.2	0.6	4	ns
t _{PHL}	AUID	B OF A	1	3	4.1	0.6	4.9	115
t _{PLH}	040 004	B or A	1	2.9	4.3	0.6	5.3	ns
tPHL	SAB or SBA†	B OF A	1	3.1	4.3	0.6	5.3	
^t PZH	ŌĒ	A or B	1	3.4	4.6	0.6	5.9	ns
t _{PZL}	OE .	AOIB	1.5	3.5	5.3	1	6	115
t _{PHZ}	OE	A or B	1.5	3.9	5.6	1	6.4	nc
tPLZ	OE	AOIB	1.5	3.1	4.4	1	4.7	ns
^t PZH	DIR	A or B	1	3.2	4.5	0.6	5.8	ns
^t PZL	DIK	A 01 B	1.5	3.4	5.1	1	6.7	115
^t PHZ	DIR	A or B	2	4.2	5.9	1.2	7.1	1 ns
t _{PLZ}	DIK	7016	1.5	3.6	5.1	1	6.2	115

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)


			SN74ABT16646						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT	
			MIN	TYP	MAX				
fmax			125			125		MHz	
t _{PLH}	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns	
^t PHL	CENDA OF CENAD	AOID	1.5	3.2	4.1	1.5	4.7	113	
^t PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns	
t _{PHL}	AOIB	BULK	1	3	4.1	1	4.6	113	
t _{PLH}	SAB or SBA†	B or A	1	2.9	4.3	1	5	ns	
^t PHL	SAB OF SBAT	BUIA	1	3.1	4.3	1	5		
^t PZH	OE	A or B	1	3.4	4.6	1	5.5	ns	
t _{PZL}	OE .	AOIB	1.5	3.5	4.9	1.5	5.7	115	
^t PHZ	ŌĒ	A or B	1.5	3.9	4.9	1.5	5.4	ns	
t _{PLZ}	OE .	AOID	1.5	3.1	4.1	1.5	4.5	115	
^t PZH	DIR	A or B	1	3.2	4.5	1	5.4	ns	
t _{PZL}	DIK	AUIB	1.5	3.4	4.8	1.5	5.6	115	
^t PHZ	DIR	A or B	2	4.2	5.7	2	6.7	ns	
^t PLZ	DIK	7010	1.5	3.6	5.1	1.5	5.9	115	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS212D - JUNE 1992 - REVISED JULY 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9450201QXA	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC
74ABT16646DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16646DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT16646WD	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA


GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265