查询SN74ALVCH162836供应商

多邦,专业PCB打样工厂,24小**SN/74A些**VCH162836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES122E – JULY 1997 – REVISED JUNE 1999

DGG. DGV. OR DL PACKAGE

- Member of the Texas Instruments *Widebus*™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

This 20-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When LE is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

(TOP VIEW)								
OE [1	56]CLK					
Y1 [2	55	A1					
Y2 [54]A2					
GND [4	53] GND					
Y3 [5] A3					
Y4 []A4					
V _{CC} [7	50]v _{cc}					
Y5 [8	49] A5					
Y6 [9	48] A6					
Y7 [10	47] A7					
GND [11] GND					
Y8 [A8					
Y9 [A9					
Y10		- H. F.]A10					
Y11	15		A11					
Y12			A12					
Y13 [A13					
GND [GND					
Y14 [A14					
Y15			A15					
Y16	21		A16					
V _{CC}	22		V _{cc}					
Y17			A17					
Y18			A18					
GND [32						
Y19		- F	A19					
Y20	27	30] <u>A2</u> 0					

NC - No internal connection

29 I LE

NC 1 28

The output port includes equivalent 26- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162836 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE

	INPUTS						
OE	LE	CLK	Α	Y			
н	Х	Х	Х	Z			
L	L	Х	L	L			
L	L	Х	Н	н			
L	Н	\uparrow	L	L			
L	Н	\uparrow	Н	н			
L	Н	L or H	Х	Y0 [†]			

[†] Output level before the indicated steady-state input conditions were established


logic symbol[‡]

OE CLK LE	1 56 29		EN1 > 2C3 C3 G2				
Y1	2		 [1⊽	1	3D	55	– A1
Y2	3			1	30	54	
Y3	5					52	– A3
13 Y4	6				_	51	– A3 – A4
Y5	8					49	
Y6	9				_	48	
Y7	10					47	– A0
Y8	12					45	
10 Y9	13				_	44	– A0 – A9
Y10	14					43	
Y11	15					42	– A10
Y12	16					41	– A12
Y13	17					40	
Y14	19					38	
Y15	20					37	
Y16	21		<u> </u>			36	
Y16	23					34	
Y17	24					33	
¥18 Y19	26					31	– A18 – A19
Y20	27					30	– A20
		-					

[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To 19 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 3):	 -0.5 V to 4.6 V -0.5 V to V _{CC} + 0.5 V -50 mA -50 mA ±50 mA ±100 mA
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage	-	0	VCC	V	
Vo	Output voltage		0	VCC	V	
-		V _{CC} = 1.65 V		-2		
	High-level output current	V _{CC} = 2.3 V		-6]	
ЮН		V _{CC} = 2.7 V		-8	mA	
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
1		V _{CC} = 2.3 V		6	mA	
IOL	Low-level output current	V _{CC} = 2.7 V		8		
		V _{CC} = 3 V		12		
$\Delta t / \Delta v$	Input transition rise or fall rate	•	1	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PAR	AMETER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2	2			
		I _{OH} = -2 mA	1.65 V	1.2					
VOH	$I_{OH} = -4 \text{ mA}$	2.3 V	1.9						
	1		2.3 V	1.7			V		
	I _{OH} = -6 mA		3 V	2.4					
	I _{OH} = -8 mA		2.7 V	2					
	I _{OH} = -12 mA		3 V	2					
		l _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		I _{OL} = 2 mA		1.65 V			0.45		
		I _{OL} = 4 mA		2.3 V			0.4		
VOL	VOL		2.3 V			0.55	V		
	I _{OL} = 6 mA	3 V			0.55				
	I _{OL} = 8 mA	2.7 V			0.6				
		I _{OL} = 12 mA	3 V			0.8			
l _l		$V_I = V_{CC}$ or GND		3.6 V			±5	μA	
		V _I = 0.58 V		1.65 V	25				
		V _I = 1.07 V		1.65 V	-25				
	II(hold)	V _I = 0.7 V		2.3 V	45				
ll(hold)		V _I = 1.7 V		2.3 V	-45			μA	
		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500		
IOZ		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
ΔICC		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ	
0	Control inputs			221/		5.5			
C _i	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6		рF	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		8		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} =	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency				†		150		150		150	MHz	
	tw Pulse duration	LE low		†		3.3		3.3		3.3			
tw	Fuise duration	CLK high or low		†		3.3		3.3		3.3		ns	
		Data before CLK↑		†		1.4		1.7		1.5			
t _{su}	Setup time	Setup time Data before LE↑	CLK high	†		1.2		1.6		1.3		ns	
			CLK low	†		1.4		1.5		1.2			
		Data after CLK↑		†		0.9		0.9		0.9			
t _h Hold time	Hold time	Data after LE↑	CLK high or low	†		1.1		1.1		1.1		ns	

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	PARAMETER (INPLIT)		FROM TO (INPUT) (OUTPUT)		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX			
fmax			†		150		150		150		MHz		
	A			†	1	4.4		4.6	1.2	4			
^t pd	LE	Y		†	1.1	5.8		6.1	1.4	5.1	ns		
	CLK			†	1	5.2		5.5	1.1	5			
t _{en}	OE	Y		†	1.1	6.4		6.5	1.2	5.5	ns		
^t dis	OE	Y		†	1	4.7		5.2	1.7	5.1	ns		


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
PARAMETER		TEST CONDITIONS	TYP	TYP	TYP		
	Power dissipation capacitance	Outputs enabled	C ₁ = 0. f = 10 MHz	†	31.5	36	ъĘ
Cpd		Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	†	8	10.5	pF

[†] This information was not available at the time of publication.






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated