

# 17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

- **Members of the Texas Instruments Widebus™ Family**
- **Universal Bus Transceiver (UBT™)**  
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **GTL Buffered CLKAB Signal (CLKOUT)**
- **Translate Between GTL/GTL+ Signal Levels and LVTTL Logic Levels**
- **Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs**
- **Equivalent to '16601 Function**
- **I<sub>off</sub> Supports Partial-Power-Down Mode Operation**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**
- **Distributed V<sub>CC</sub> and GND-Pin Configuration Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages**

## description

The 'GTL16616 devices are 17-bit universal bus transceivers (UBTs) that provide LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. They combine D-type flip-flops and D-type latches to allow for transparent, latched, clocked, and clocked-enabled modes of data transfer identical to the '16601 function. Additionally, they provide for a copy of CLKAB at GTL/GTL+ signal levels (CLKOUT) and conversion of a GTL/GTL+ clock to LVTTL logic levels (CLKIN). The devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and output edge control (OEC™).

The user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V) or the preferred higher noise margin GTL+ ( $V_{TT} = 1.5$  V and  $V_{REF} = 1$  V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant.  $V_{REF}$  is the reference input voltage for the B port.  $V_{CC}$  (5 V) supplies the internal and GTL circuitry while  $V_{CC}$  (3.3 V) supplies the LVTTL output buffers.

SN54GTL16616... WD PACKAGE  
SN74GTL16616... DGG OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	CEAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V <sub>CC</sub> (3.3 V)	7	50	V <sub>CC</sub> (5 V)
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V <sub>CC</sub> (3.3 V)	22	35	V <sub>REF</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
CLKIN	26	31	CLKOUT
OEBA	27	30	CLKBA
LEBA	28	29	CEBA

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, OEC, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

# SN54GTL16616, SN74GTL16616

## 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

#### description (continued)

Data flow in each direction is controlled by output-enable ( $\overline{\text{OEAB}}$  and  $\overline{\text{OEBA}}$ ), latch-enable ( $\text{LEAB}$  and  $\text{LEBA}$ ), and clock ( $\text{CLKAB}$  and  $\text{CLKBA}$ ) inputs. The clock can be controlled by the clock-enable ( $\text{CEAB}$  and  $\text{CEBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\text{LEAB}$  is high. When  $\text{LEAB}$  is low, the A data is latched if  $\text{CEAB}$  is low and  $\text{CLKAB}$  is held at a high or low logic level. If  $\text{LEAB}$  is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of  $\text{CLKAB}$  if  $\text{CEAB}$  also is low. When  $\overline{\text{OEAB}}$  is low, the outputs are active. When  $\overline{\text{OEAB}}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ ,  $\text{LEBA}$ ,  $\text{CLKBA}$ , and  $\text{CEBA}$ .

These devices are fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16616 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74GTL16616 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE†

INPUTS					OUTPUT B	MODE
$\overline{\text{CEAB}}$	$\overline{\text{OEAB}}$	$\text{LEAB}$	$\text{CLKAB}$	A		
X	H	X	X	X	Z	Isolation
L	L	L	H or L	X	$B_0^{\dagger}$	Latched storage of A data
L	L	L	H or L	X	$B_0^{\S}$	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	$\uparrow$	L	L	Clocked storage of A data
L	L	L	$\uparrow$	H	H	
H	L	L	X	X	$B_0^{\S}$	Clock inhibit


† A-to-B data flow is shown. B-to-A data flow is similar, but uses  $\overline{\text{OEBA}}$ ,  $\text{LEBA}$ ,  $\text{CLKBA}$ , and  $\text{CEBA}$ .

‡ Output level before the indicated steady-state input conditions were established, provided that  $\text{CLKAB}$  was high before  $\text{LEAB}$  went low

§ Output level before the indicated steady-state input conditions were established

SN54GTL16616, SN74GTL16616  
17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS  
WITH BUFFERED CLOCK OUTPUTS  
SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

logic diagram (positive logic)



# SN54GTL16616, SN74GTL16616

## 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ : 3.3 V	–0.5 V to 4.6 V
5 V	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1): A-port and control inputs	–0.5 V to 7 V
B port and $V_{REF}$	–0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, $V_O$	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, $I_O$ : A port	128 mA
B port	80 mA
Current into any A-port output in the high state, $I_O$ (see Note 2)	64 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .  
3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Notes 4 through 6)

			SN54GTL16616			SN74GTL16616			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V
		5 V	4.75	5	5.25	4.75	5	5.25	
V <sub>TT</sub>	Termination voltage	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	1.35	1.5	1.65	
V <sub>REF</sub>	Supply voltage	GTL	0.74	0.8	0.87	0.74	0.8	0.87	V
		GTL+	0.87	1	1.1	0.87	1	1.1	
V <sub>I</sub>	Input voltage	B port	V <sub>TT</sub>			V <sub>TT</sub>			V
		Except B port	5.5			5.5			
V <sub>IH</sub>	High-level input voltage	B port	V <sub>REF</sub> +50 mV			V <sub>REF</sub> +50 mV			V
		Except B port	2			2			
V <sub>IL</sub>	Low-level input voltage	B port	V <sub>REF</sub> −50 mV			V <sub>REF</sub> −50 mV			V
		Except B port	0.8			0.8			
I <sub>IK</sub>	Input clamp current		−18			−18			mA
I <sub>OH</sub>	High-level output current	A port	−32			−32			mA
I <sub>OL</sub>	Low-level output current	A port	64			64			mA
		B port	40			40			
T <sub>A</sub>	Operating free-air temperature		−55 125			−40 85			°C

- NOTES: 4. All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.  
5. Normal connection sequence is GND first,  $V_{CC} = 5$  V second, and  $V_{CC} = 3.3$  V, I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last.  
6.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute  $I_{OL}$  ratings. Similarly,  $V_{REF}$  can be adjusted to optimize noise margins, but normally is  $2/3 V_{TT}$ .

# SN54GTL16616, SN74GTL16616

## 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54GTL16616			SN74GTL16616			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>		V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V, I <sub>I</sub> = −18 mA		−1.2			−1.2			V
V <sub>OH</sub>	A port	V <sub>CC</sub> (3.3 V) = 3.15 V to 3.45 V, V <sub>CC</sub> (5 V) = 4.75 V to 5.25 V	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> −0.2			V <sub>CC</sub> −0.2			V
			I <sub>OH</sub> = −8 mA	2.4			2.4			
		V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V	I <sub>OH</sub> = −32 mA	2			2			
V <sub>OL</sub>	A port	V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V	I <sub>OL</sub> = 100 μA	0.2			0.2			V
			I <sub>OL</sub> = 16 mA	0.4			0.4			
			I <sub>OL</sub> = 32 mA	0.5			0.5			
			I <sub>OL</sub> = 64 mA	0.55			0.55			
	B port	V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V	I <sub>OL</sub> = 40 mA	0.4			0.4			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 or 3.45 V, V <sub>CC</sub> (5 V) = 0 or 5.25 V	V <sub>I</sub> = 5.5 V	10			10			μA
	A port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V	V <sub>I</sub> = 5.5 V	20			20			
			V <sub>I</sub> = V <sub>CC</sub> (3.3 V)	1			1			
			V <sub>I</sub> = 0	−30			−30			
	B port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V	V <sub>I</sub> = V <sub>CC</sub> (3.3 V)	5			5			
			V <sub>I</sub> = 0	−5			−5			
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V		100			100			μA
I <sub>I</sub> (hold)	A port	V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V	V <sub>I</sub> = 0.8 V	75			75			μA
			V <sub>I</sub> = 2 V	−75			−75			
			V <sub>I</sub> = 0 to V <sub>CC</sub> (3.3 V)‡	±500			±500			
I <sub>OZH</sub>	A port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, V <sub>O</sub> = 3 V		1			1			μA
	B port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, V <sub>O</sub> = 1.2 V		10			10			
I <sub>OZL</sub>	A port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, V <sub>O</sub> = 0.5 V		−1			−1			μA
	B port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, V <sub>O</sub> = 0.4 V		−10			−10			
I <sub>CC</sub> (3.3 V)	A or B port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> (3.3 V) or GND	Outputs high	1			1			mA
			Outputs low	5			5			
			Outputs disabled	1			1			
I <sub>CC</sub> (5 V)	A or B port	V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> (3.3 V) or GND	Outputs high	120			120			mA
			Outputs low	120			120			
			Outputs disabled	120			120			
ΔI <sub>CC</sub> §		V <sub>CC</sub> (3.3 V) = 3.45 V, V <sub>CC</sub> (5 V) = 5.25 V, A-port or control inputs at V <sub>CC</sub> (3.3 V) or GND, One input at 2.7 V		1			1			mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.15 V or 0		3.5			3.5			pF
C <sub>io</sub>	A port	V <sub>O</sub> = 3.15 V or 0		12			12			pF
	B port	Per IEEE Std 1194.1		5			5			

† All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

# SN54GTL16616, SN74GTL16616

## 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V for GTL (unless otherwise noted) (see Figure 1)

			SN54GTL16616		SN74GTL16616		UNIT
			MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency			95		95	MHz
$t_w$	Pulse duration	LEAB or LEBA high	3.3		3.3		ns
		CLKAB or CLKBA high or low	5.5		5.5		
$t_{su}$	Setup time	A before CLKAB $\uparrow$	1.3		1.3		ns
		B before CLKBA $\uparrow$	2.5		2.5		
		A before LEAB $\downarrow$	0		0		
		B before LEBA $\downarrow$	1.1		1.1		
		$\overline{CEAB}$ before CLKAB $\uparrow$	2.2		2.2		
		$\overline{CEBA}$ before CLKBA $\uparrow$	2.7		2.7		
$t_h$	Hold time	A after CLKAB $\uparrow$	1.6		1.6		ns
		B after CLKBA $\uparrow$	0.4		0.4		
		A after LEAB $\downarrow$	4		4		
		B after LEBA $\downarrow$	3.5		3.5		
		$\overline{CEAB}$ after CLKAB $\uparrow$	1.1		1.1		
		$\overline{CEBA}$ after CLKBA $\uparrow$	0.9		0.9		

**SN54GTL16616, SN74GTL16616**  
**17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**  
SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.2\text{ V}$  and  $V_{REF} = 0.8\text{ V}$  for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16616			SN74GTL16616			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
f <sub>max</sub>			95			95			MHz
t <sub>PLH</sub>	A	B	1.4	3	4.6	1.7	3	4.4	ns
t <sub>PHL</sub>			1.2	2.8	4.7	1.4	2.8	4.5	
t <sub>PLH</sub>	LEAB	B	2.1	3.8	5.6	2.3	3.8	5.4	ns
t <sub>PHL</sub>			1.9	3.7	5.6	2.2	3.7	5.3	
t <sub>PLH</sub>	CLKAB	B	2.2	4	5.9	2.4	4	5.7	ns
t <sub>PHL</sub>			1.8	3.7	5.7	2.1	3.7	5.4	
t <sub>PLH</sub>	CLKAB	CLKOUT	4.5	6.1	8.2	4.7	6.1	8.1	ns
t <sub>PHL</sub>			5.5	7.9	11.4	5.7	7.9	11.3	
t <sub>dis</sub>	$\overline{OEAB}$	B or CLKOUT	2	3.8	5.8	2.1	3.8	5.6	ns
t <sub>en</sub>			2	3.6	5.2	2.1	3.6	5.1	
t <sub>r</sub>	Transition time, B outputs (0.5 V to 1 V)		1.2			1.2			ns
t <sub>f</sub>	Transition time, B outputs (1 V to 0.5 V)		0.7			0.7			ns
t <sub>PLH</sub>	B	A	1.6	4	6.8	1.7	4	6.7	ns
t <sub>PHL</sub>			1.3	2.9	4.7	1.4	2.9	4.7	
t <sub>PLH</sub>	LEBA	A	2.3	3.8	6.1	2.4	3.8	5.8	ns
t <sub>PHL</sub>			1.9	3	4.8	2	3	4.6	
t <sub>PLH</sub>	CLKBA	A	2.5	4	6.3	2.6	4	6	ns
t <sub>PHL</sub>			2.1	3.4	5.1	2.2	3.4	4.9	
t <sub>PLH</sub>	CLKOUT	CLKIN	7.2	10	14.7	7.4	10	14.4	ns
t <sub>PHL</sub>			5.9	8.1	11.8	6.1	8.1	11.7	
t <sub>en</sub>	$\overline{OEBA}$	A or CLKIN	2.7	5.3	8.1	2.8	5.3	7.8	ns
t <sub>dis</sub>			2.6	4.3	6.7	2.7	4.3	6.4	

† All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A = 25^\circ\text{C}$ .

# SN54GTL16616, SN74GTL16616

## 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5\text{ V}$  and  $V_{REF} = 1\text{ V}$  for GTL+ (unless otherwise noted) (see Figure 1)

			SN54GTL16616		SN74GTL16616		UNIT
			MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		95		95		MHz
t <sub>w</sub>	Pulse duration	LEAB or LEBA high	3.3		3.3		ns
		CLKAB or CLKBA high or low	5.5		5.5		
t <sub>su</sub>	Setup time	A before CLKAB↑	1.3		1.3		ns
		B before CLKBA↑	2.3		2.3		
		A before LEAB↓	0		0		
		B before LEBA↓	1.3		1.3		
		$\overline{\text{CEAB}}$ before CLKAB↑	2.2		2.2		
		$\overline{\text{CEBA}}$ before CLKBA↑	2.7		2.7		
t <sub>h</sub>	Hold time	A after CLKAB↑	1.6		1.6		ns
		B after CLKBA↑	0.6		0.6		
		A after LEAB↓	4		4		
		B after LEBA↓	3.5		3.5		
		$\overline{\text{CEAB}}$ after CLKAB↑	1.1		1.1		
		$\overline{\text{CEBA}}$ after CLKBA↑	0.9		0.9		



**SN54GTL16616, SN74GTL16616**  
**17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**  
SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5\text{ V}$  and  $V_{REF} = 1\text{ V}$  for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16616			SN74GTL16616			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
f <sub>max</sub>			95			95			MHz
t <sub>PLH</sub>	A	B	1.4	3	4.6	1.7	3	4.4	ns
t <sub>PHL</sub>			1.2	2.9	4.8	1.4	2.9	4.6	
t <sub>PLH</sub>	LEAB	B	2.1	3.8	5.6	2.3	3.8	5.4	ns
t <sub>PHL</sub>			1.9	3.7	5.7	2.2	3.7	5.4	
t <sub>PLH</sub>	CLKAB	B	2.2	4	5.9	2.4	4	5.7	ns
t <sub>PHL</sub>			1.8	3.8	5.8	2.1	3.8	5.5	
t <sub>PLH</sub>	CLKAB	CLKOUT	4.5	6.1	8.2	4.7	6.1	8.1	ns
t <sub>PHL</sub>			5.5	8	11.5	5.7	8	11.4	
t <sub>PLH</sub>	$\overline{OEAB}$	B or CLKOUT	2	3.6	5.2	2.1	3.6	5.1	ns
t <sub>PHL</sub>			2	3.8	5.9	2.1	3.8	5.7	
t <sub>r</sub>	Transition time, B outputs (0.5 V to 1 V)		1.4			1.4			ns
t <sub>f</sub>	Transition time, B outputs (1 V to 0.5 V)		1			1			ns
t <sub>PLH</sub>	B	A	1.5	3.9	6.8	1.6	3.9	6.6	ns
t <sub>PHL</sub>			1.2	2.8	4.5	1.3	2.8	4.5	
t <sub>PLH</sub>	LEBA	A	2.3	3.8	6.1	2.4	3.8	5.8	ns
t <sub>PHL</sub>			1.9	3	4.8	2	3	4.6	
t <sub>PLH</sub>	CLKBA	A	2.5	4	6.3	2.6	4	6	ns
t <sub>PHL</sub>			2.1	3.4	5.1	2.2	3.4	4.9	
t <sub>PLH</sub>	CLKOUT	CLKIN	7.1	9.9	14.7	7.3	9.9	14.3	ns
t <sub>PHL</sub>			5.8	8	11.6	6	8	11.5	
t <sub>en</sub>	$\overline{OEBA}$	A or CLKIN	2.7	5.3	8.1	2.8	5.3	7.8	ns
t <sub>dis</sub>			2.6	4.3	6.7	2.7	4.3	6.4	


† All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A = 25^\circ\text{C}$ .

# SN54GTL16616, SN74GTL16616 17-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481F – JUNE 1994 – REVISED NOVEMBER 1999


## PARAMETER MEASUREMENT INFORMATION

$V_{TT} = 1.2 \text{ V}$ ,  $V_{REF} = 0.8 \text{ V}$  FOR GTL AND  $V_{TT} = 1.5 \text{ V}$ ,  $V_{REF} = 1 \text{ V}$  FOR GTL+




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION  
( $V_M = 1.5 \text{ V}$  for A port and  $V_{REF}$  for B port)<sup>†</sup>




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(A port to B port)<sup>†</sup>



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(B port to A port)



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
(A port and CLKIN)

<sup>†</sup> All control inputs are TTL levels.

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.