#### 查询SN54LVT16646 供应商

#### 捷多邦,专业PCBSN454EV.T2466446急SN/F4LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS149C - JULY 1994 - REVISED JULY 1995

<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power</li> </ul>	SN54LVT16646 WD PACKAGE SN74LVT16646 DGG OR DL PACKAGE (TOP VIEW)
Dissipation	
<ul> <li>Members of the Texas Instruments</li> </ul>	
<i>Widebus</i> ™ Family	
Support Mixed-Mode Signal Operation (5-V	1SAB 3 54 1SBA
Input and Output Voltages With 3.3-V V <sub>CC</sub> )	GND 4 53 GND
	1A1 0 5 52 1B1
Support Unregulated Battery Operation	
Down to 2.7 V	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	1A3 8 49 1B3
< 0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1A4 9 48 1B4
ESD Protection Exceeds 2000 V Per	1A5 10 47 1B5
MIL-STD-883C, Method 3015; Exceeds	GND 11 46 GND
200 V Using Machine Model	1A6 12 45 1B6
(C = 200  pF, R = 0)	1A7 13 44 1B7 6
Latch-Up Performance Exceeds 500 mA	1A8 14 43 1B8
Per JEDEC Standard JESD-17	2A1 15 42 2B1
	2A2 16 41 2B2
<ul> <li>Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors</li> </ul>	2A3 🛛 17 40 🖸 2B3
	GND 🛛 18 39 🛛 GND
Support Live Insertion	2A4 🛛 19 🛛 38 🗋 2B4
Distributed V <sub>CC</sub> and GND Pin Configuration	2A5 🛛 20 37 🖸 2B5
Minimizes High-Speed Switching Noise	2A6 21 36 2B6
Flow-Through Architecture Optimizes	
PCB Layout	2A7 23 34 2B7
Package Options Include Plastic 300-mil	2A8 24 33 2B8
Shrink Small-Outline (DL) and Thin Shrink	GND 25 32 GND
Small-Outline (DGG) Packages and 380-mil	2SAB 26 31 35BA
Fine-Pitch Ceramic Flat (WD) Package	2CLКАВ [] 27 30 [] 2 <u>CL</u> КВА
Using 25-mil Center-to-Center Spacings	2DIR 28 29 20E

#### description

WWW.DZSC.C The 'LVT16646 are 16-bit bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16646.

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other register.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



#### description (continued)

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16646 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16646 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT16646 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

INPUTS						DATA	A I/Os	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OFERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus


FUNCTION TABLE

<sup>+</sup> The data output functions may be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.



## SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS149C - JULY 1994 - REVISED JULY 1995







logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS149C - JULY 1994 - REVISED JULY 1995



**To Seven Other Channels** 



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)0.	
Current into any output in the low state, I <sub>O</sub> : SN54LVT16646	96 mA
SN74LVT16646	. 128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT16646	48 mA
SN74LVT16646	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub> 65°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			SN54LV	T16646	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage	oltage						
VIH	High-level input voltage	2	EW	2		V		
VIL	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		4	5.5		5.5	V	
ЮН	High-level output current		C)	-24		-32	mA	
IOL	Low-level output current		202	48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



DADAMETED			SN5	54LVT16	646	SN7				
PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V <sub>CC</sub> = 2.7 V,	l <sub>l</sub> = –18 mA				-1.2			-1.2	V
	$V_{CC} = MIN \text{ to } MAX^{\ddagger}$	VCC-C	).2		V <sub>CC</sub> -0	.2				
VOH	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = – 8 mA	2.4			2.4			V	
	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = - 24 mA		2						v
	vCC = 2 v	$I_{OH} = -32 \text{ mA}$				-	2			
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2	
	VCC = 2.7 V	I <sub>OL</sub> = 24 mA				0.5			0.5	
Vo		I <sub>OL</sub> = 16 mA				0.4		0.4		
VOL	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA				0.5	0.5			V
	VCC = 3 V	I <sub>OL</sub> = 48 mA		0.55						
		I <sub>OL</sub> = 64 mA			M:					
	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	Control inputs			±1			±1	
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V <sub>I</sub> = 5.5 V	Control inputs	<b>A</b> 10		10				
lj	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			6	20			20	μA
		$V_I = V_{CC}$	A or B ports§	5			5			
		$V_{I} = 0$		4	<u>,</u>	-10	_			
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5$	5 V	Z					±100	μA
ha in	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A or B ports	75			75			μA
l(hold)	vCC = 3 v	V <sub>I</sub> = 2 V	A OF B POILS	-75			-75			μΑ
IOZH	V <sub>CC</sub> = 3.6 V,	$V_{O} = 3 V$				1			1	μΑ
IOZL	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$	_			-1			-1	μΑ
			Outputs high			0.12			0.12	
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	I <sub>O</sub> = 0,	Outputs low	5		5		5	mA	
		Outputs disabled			0.12			0.12		
$\Delta I_{CC}$ ¶		$V_{CC} = 3 V \text{ to } 3.6 V$ , One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND				0.2			0.2	mA
Ci	$V_{I} = 3 V \text{ or } 0$				3.5			3.5		pF
Cio	$V_{O} = 3 V \text{ or } 0$				12			12		pF

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C. <sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$  Unused pins at V\_{CC} or GND

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LV	T16646						
			V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	= V <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	50	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time,		1.3	ć	1.4		1.3		1.4		20
t <sub>su</sub>	A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$	Data low	2.4	201	3		2.4		3		ns
4.	Hold time,	Data high	0.5	20	0		0.5		0		20
th	A or B after CLKAB↑ or CLKBA↑	Data low	0.6	2	0.5		0.5		0.5		ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN54LV	T16646			SN7	4LVT16	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>CC</sub> = 2.7 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150				150					MHz
<sup>t</sup> PLH	CLKBA or	A or B	1.8	6		6.9	1.8	3.8	5.7		6.7	ns
<sup>t</sup> PHL	CLKAB	AUB	2.1	5.9		6.6	2.1	3.9	5.7		6.5	115
<sup>t</sup> PLH	A or B	B or A	1.3	4.9	Ŋ	5.6	1.3	3	4.7		5.4	ns
<sup>t</sup> PHL	AUD	BUIA	1	4.8	NE	5.8	1	3.1	4.7		5.6	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	1.4	6.4	44	7.4	1.4	4	6.2		7.2	ns
<sup>t</sup> PHL		AUD	1.4	6.4	L.F.	7.4	1.4	4.3	6.2		7.2	115
<sup>t</sup> PZH	OE	A or B	1	5.7	>	7.4	1	3	5.4		6.4	ns
<sup>t</sup> PZL	UE	AUB	1	6.5		7.5	1	3.1	5.6		6.5	115
<sup>t</sup> PHZ	OE	A or B	2.3	6.7		7.1	2.3	4.6	6.5		6.9	ns
t <sub>PLZ</sub>	UE	AUB	2.2	6		6.5	2.2	4.5	5.8		5.9	115
<sup>t</sup> PZH	DIR	A or B	1	5.9		7.7	1	3.3	5.7		6.7	ns
<sup>t</sup> PZL	DIK	AUB	1.2	5.9		7.3	1.2	3.5	5.8		6.7	115
<sup>t</sup> PHZ	DIR	A or B	1.7	7.3		8.5	1.7	4.7	7.2		8.3	ns
t <sub>PLZ</sub>		AUD	1.5	7.8		7.4	1.5	4.9	6.6		7.2	115


<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



## SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS149C - JULY 1994 - REVISED JULY 1995



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated