查询SN54LVTH16646供应商

捷多邦,专业SN语外栏VTH16646加SN7体LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E – JULY 1997 – REVISED APRIL 1999

WD BACKAGE

SNEAL VTH16646

2DIR 🛛 28

29 20E

Members of the Texas Instruments Widebus™ Family	SN54LVTH166 SN74LVTH16646	. DGG O	R DL PACKAGE
State-of-the-Art Advanced BiCMOS	(TO	OP VIEW)	
Technology (ABT) Design for 3.3-V Operation and Low Static-Power	1DIR 1 1CLKAB 2		1 <mark>0E</mark> 1CLKBA
Dissipation	1SAB 3		1SBA
Support Mixed-Mode Signal Operation	GND 4] GND
(5-V Input and Output Voltages With	1A1 5] 1B1
3.3-V V _{CC})	1A2 6] 1B2
Support Unregulated Battery Operation] v _{cc}
Down to 2.7 V	1A3 [8] 1B3
Typical VOLP (Output Ground Bounce)	1A4 🚺 9	48] 1B4
$< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	1A5 🛽 10) 47] 1B5
Ioff and Power-Up 3-State Support Hot			GND
Insertion	1A6 12		1B6
Bus Hold on Data Inputs Eliminates the	1A7 13		1B7
Need for External Pullup/Pulldown	1A8 14] 1B8
Resistors	2A1 15] 2B1
Distributed V _{CC} and GND Pin Configuration	2A2 [16 2A3 [17] 2B2] 2B3
Minimizes High-Speed Switching Noise	GND 11] 263] GND
Flow-Through Architecture Optimizes PCB	2A4 [] 19		2B4
Layout	2A5 20		2B5
Latch-Up Performance Exceeds 500 mA Per	2A6 21		2B6
JESD 17			V _{cc}
ESD Protection Exceeds 2000 V Per	2A7 23		2B7
MIL-STD-883, Method 3015; Exceeds 200 V	2A8 224	4 33	2B8
Using Machine Model ($C = 200 \text{ pF}, R = 0$)	GND 25	5 32] GND
Package Options Include Plastic Shrink	2SAB 226		2SBA
Small-Outline (DL) and Thin Shrink	2CLKAB	7 30	2CLKBA

description

The 'LVTH16646 devices are 16-bit bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16646 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

idebus is a trademark of Texas Instruments Incorporated.

Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E - JULY 1997 - REVISED APRIL 1999

description (continued)

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16646 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH16646 is characterized for operation from -40°C to 85°C.

		INP	UTS			DAT	A I/O					
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION				
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]				
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]				
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data				
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage				
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus				
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus				
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus				
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus				


FUNCTION TABLE

[†]The data-output functions may be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS698E - JULY 1997 - REVISED APRIL 1999








SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E – JULY 1997 – REVISED APRIL 1999

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS698E - JULY 1997 - REVISED APRIL 1999



To Seven Other Channels



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E – JULY 1997 – REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance	'
or power-off state, V_O (see Note 1)	/
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V	
Current into any output in the low state, I _O : SN54LVTH16646	ł
SN74LVTH16646	٩.
Current into any output in the high state, I _O (see Note 2): SN54LVTH16646	ł
SN74LVTH16646	ł
Input clamp current, I _{IK} (V _I < 0)	١
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTI	H16646	SN74LVT	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	H High-level input voltage				2		V
VIL						0.8	V
VI						5.5	V
ЮН	High-level output current		1	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E - JULY 1997 - REVISED APRIL 1999

DAI		TEAT O	TEST CONDITIONS			6646	SN74					
PAI	RAMETER	TEST C	UNDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT		
VIK		V _{CC} = 2.7 V,	l _l = –18 mA			-1.2			-1.2	V		
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} –0	.2		V _{CC} -0.					
Vон		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4	1 1			2.4				
∨ОН			I _{OH} = -24 mA	2						V		
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2					
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2			
		$v_{\rm CC} = 2.7 v$	I _{OL} = 24 mA			0.5			0.5			
VOL			I _{OL} = 16 mA			0.4			0.4	v		
VOL		$V_{CC} = 3 V$	I _{OL} = 32 mA			0.5			0.5	v		
		VCC = 3 V	I _{OL} = 48 mA			0.55						
			I _{OL} = 64 mA	Ņ								
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		ľ.	±1			±1			
	Control Inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V		RE	10			10			
lj –	A or B ports‡	V _{CC} = 3.6 V	V _I = 5.5 V		1	20	20			μΑ		
			$V_{I} = V_{CC}$		<u> </u>			1				
			V _I = 0	Č	5	-5			-5			
l _{off}	_	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	Q					±100	μΑ		
		$V_{CC} = 3 V$	V _I = 0.8 V	75			75					
ll(hold)	A or B ports	VCC = 3 V	V _I = 2 V	-75	-		-75			μA		
		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500			
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ		
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	$C_C = 1.5$ V to 0, V _O = 0.5 V to 3 V, = don't care			±100*			±100	μA		
			Outputs high			0.19			0.19			
ICC		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		5		5			mA		
			Outputs disabled		0.19		0.19					
∆I _{CC} ¶		$V_{CC} = 3 \text{ V}$ to 3.6 V, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND				0.2			0.2	mA		
Ci		V _I = 3 V or 0			4			4		pF		
C _{io}		V _O = 3 V or 0			10			10		pF		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND

\$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS698E – JULY 1997 – REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

							5	SN74LV	ГН16646			
			= V _{CC} ± 0.		V _{CC} =	2.7 V	= V _{CC} ± 0.		V _{CC} =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			150		150		150		150	MHz	
tw	Pulse duration, CLK high or low	lse duration, CLK high or low			3.3		3.3		3.3		ns	
+	Setup time,	Data high	1.2	0.	1.5		1.2		1.5		200	
t _{su}	A or B before CLKAB↑ or CLKBA↑	Data low	2	8 X	2.8		2		2.8		ns	
	Hold time,	Data high	0.5	.6.	0		0.5		0		20	
th	A or B after CLKAB [↑] or CLKBA [↑]	Data low	0.5		0.5		0.5		0.5		ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

					TH16646			SN74	LVTH1	6646			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3		V _{CC} =	2.7 V	V	CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
fmax			150		150		150			150		MHz	
^t PLH	CLKBA or	A or B	1.3	4.5		5	1.3	2.8	4.2		4.7	ns	
^t PHL	CLKAB	AUB	1.3	4.5		5	1.3	2.8	4.2		4.7	115	
^t PLH	A or B	A or P	B or A	1	3.6		4.1	1	2.4	3.4		3.9	ns
^t PHL		BUL	1	3.6	Mi	4.1	1	2.1	3.4		3.9	115	
^t PLH	SBA or SAB‡	A or B	1	4.7	N:	5.6	1	2.8	4.5		5.4	ns	
^t PHL		AUB	1	4.7	\tilde{d}_{α}	5.6	1	3	4.5		5.4	115	
^t PZH		OE	A or B	1	4.5	b	5.4	1	2.5	4.3		5.2	ns
t _{PZL}	UE	AUD	1	4.5		5.4	1	2.6	4.3		5.2	115	
^t PHZ	OE	A or B	2	5.8		6.3	2	4	5.6		6.1	ns	
^t PLZ	ÛE	AUB	2	≤ 5.6		6.3	2	3.6	5.4		6.1	115	
^t PZH	DIR	A or B	1	4.6		5.5	1	3	4.4		5.3	ns	
t _{PZL}		AUB	1	4.6		5.5	1	3	4.4		5.3	113	
^t PHZ	DIR	A or B	1.5	6		7.1	1.5	3.9	5.7		6.8	ns	
^t PLZ			1.5	5.5		6	1.5	3.6	5.2		5.7	113	


[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS698E - JULY 1997 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated