# Nonvolatile，Quad，8－Bit DACs with 2－Wire Serial Interface 

## General Description

The MAX5115／MAX5116 quad，8－bit，digital－to－analog converters（DACs）feature nonvolatile registers．These nonvolatile registers store the DAC operating modes and output states，allowing the DACs to initialize to specified configurations at power－up．
Precision on－chip output buffers swing rail－to－rail，and provide $8 \mu$ s settling time．The $\mathrm{I}^{2} \mathrm{C}^{*}$－compatible， 2 －wire serial interface allows for a maximum clock frequency of 400 kHz ．
The MAX5115 has independent high and low reference inputs allowing maximum output voltage range flexibili－ ty．The MAX5116 has single high and low reference inputs for all DACs to minimize trace count and save board space．The reference rails accept voltage inputs that range from ground to the positive supply rail．
The devices operate from a single +2.7 V to +5.25 V sup－ ply and consume $200 \mu \mathrm{~A}$ per DAC．A software－controlled power－down mode decreases supply current to less than $25 \mu \mathrm{~A}$ ．A software－controlled mute mode sets each DAC，or both DACs simultaneously，to their respective REFL＿voltages．The MAX5116 also includes an asyn－ chronous $\overline{\text { MUTE }}$ input，that drives all DAC outputs simul－ taneously to their respective REFL＿voltages．
The MAX5115 is available in a 20－pin QSOP，and the MAX5116 is available in a 16－pin QSOP package．Both devices are specified for operation over the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range．

## Applications

Digital Gain and Offset Adjustments
Programmable Attenuators
Portable Instruments
Power－Amp Bias Control
ATE Calibration
Laser Biasing

Pin Configuration and Typical Operating Circuit appear at end of data sheet．

Features
－Nonvolatile Registers Initialize DACs to Stored States
－＋2．7V to＋5．25V Single－Supply Operation
－Quad 8－Bit DACs with Independent High and Low Reference Inputs
－Rail－to－Rail Output Buffers
－Low 2001A per DAC Supply Current
－Power－Down Mode Reduces Supply Current to $25 \mu \mathrm{~A}$（max）
－400kHz， $\mathrm{I}^{2}$ C－Compatible，2－Wire Serial Interface
－Asynchronous MUTE Input（MAX5116）
－Small 16－／20－Pin QSOP Packages
Ordering Information

| PART | TEMP RANGE | PIN－ <br> PACKAGE | REFERENCE <br> INPUTS |
| :---: | :---: | :--- | :---: |
| MAX5115EEP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 QSOP | 4 |
| MAX5116EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | 1 |

Simplified Diagram


## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.)

VDD, A0, A1, A2, A3, SCL, SDA, MUTE.................-0.3V to +6.0 V
OUT0, OUT1, OUT2, OUT3, REFHO, REFH1, REFH2,
REFH3, REFH, REFLO, REFL1, REFL2, REFL3,
REFL......................................................-0.3V to (VDD $+0.3 V$ )
Maximum Current into Any Pin $\qquad$ .$\pm 50 \mathrm{~mA}$

Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
16-Pin QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........... 667 mW 20-Pin QSOP (derate $9.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ........... 727 mW
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}^{2}=0, \mathrm{REFH}_{-}=\mathrm{V}_{\mathrm{DD}}, \mathrm{REFL}_{-}=\mathrm{GND}, \mathrm{R}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \overline{\mathrm{C}}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 8 |  |  | Bits |
| Integral Nonlinearity | INL | Code range OA hex to F0 hex |  |  | $\pm 1$ | LSB |
|  |  | Full code range |  | $\pm 2$ |  |  |
| Differential Nonlinearity (Note 2) | DNL | Code range OA hex to F0 hex |  |  | $\pm 0.5$ | LSB |
|  |  | Full code range |  | $\pm 1$ |  |  |
| Offset Error | ZCE | Code = OA hex |  |  | $\pm 20$ | mV |
| Offset Temperature Coefficient |  | Code = OA hex |  | $\pm 20$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | Code = F0 hex (Note 3) |  |  | $\pm 1$ | LSB |
| Gain-Error Temperature Coefficient |  | Code = F0 hex |  | $\pm 0.002$ |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \text { Code }=\text { FF hex or OA hex, } \text { V }_{\text {REFH_ }}=2.5 \mathrm{~V}, \\ & \text { VREFL_ }=0, f=\mathrm{fC} \end{aligned}$ |  |  | 1 | LSB/V |
| REFERENCE INPUT (REFH_, REFL_, REFH, REFL) |  |  |  |  |  |  |
| Input Voltage Range | $V_{\text {REFH_ }}$, <br> $V_{\text {REFL }}$ | $\mathrm{V}_{\text {REFH_ }} \geq \mathrm{V}_{\text {REFL_ }}$ | 0 |  | $V_{\text {DD }}$ | V |
| Input Resistance |  | MAX5115 | 320 | 460 | 600 | k $\Omega$ |
|  |  | MAX5116 | 80 | 115 | 150 |  |
| Input-Resistance Temperature Coefficient |  |  |  | $\pm 35$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Input Capacitance |  |  |  | 10 |  | pF |
| DAC OUTPUTS (OUT_) |  |  |  |  |  |  |
| Load Regulation |  | Code = FO hex, RLOAD $\geq 5 \mathrm{k} \Omega$ |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Output Leakage |  | DAC powered down, not muted |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Amplifier Output Resistance |  | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq$ (VDD -0.5 V ) |  | 0.5 |  | $\Omega$ |
| DIGITAL INPUTS (A_, $\overline{\text { MUTE }}$ ) |  |  |  |  |  |  |
| Input High Voltage (Note 4) | $\mathrm{V}_{\mathrm{IH}}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ | $\begin{aligned} & 0.7 \times \\ & V_{D D} \end{aligned}$ |  |  | V |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ | 2.52 |  |  |  |

## Nonvolatile，Quad，8－Bit DACs with 2－Wire Serial Interface

## ELECTRICAL CHARACTERISTICS（continued）

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}^{2}=0, \mathrm{REFH}_{-}=\mathrm{V}_{\mathrm{DD}}, R E F L \_=G N D, \mathrm{R}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ，unless otherwise noted．Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ．）（Note 1）

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Voltage（Note 4） | VIL | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ |  | 1.1 |  |
| Input Hysteresis | VHYS |  | $\begin{gathered} 0.05 x \\ V_{D D} \end{gathered}$ |  | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  | 10 |  | pF |
| DIGITAL OUTPUT（SDA） |  |  |  |  |  |
| Output Low Voltage | VoL | ISINK $=3 \mathrm{~mA}$ |  | 0.4 | V |
|  |  | ISINK $=6 \mathrm{~mA}$ |  | 0.6 |  |
| Tri－State Leakage | IL |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Tri－State Output Capacitance | Cout |  | 15 |  | pF |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| SCL to OUT＿Settling | tcos | （Note 5） | 8 |  | $\mu \mathrm{s}$ |
| Crosstalk |  | （Note 6） | 55 |  | dB |
| Multiplying Signal－to－Noise Plus Distortion | SINAD | $\mathrm{V}_{\text {REFH＿}}=2.5 \mathrm{VP}_{\text {P－}}$ at 1 kHz | 65 |  | dB |
|  |  | $\mathrm{V}_{\text {REFH＿}}=2.5 \mathrm{~V}_{\text {P－P }}$ at 10 kHz | 52 |  |  |
| Multiplying Bandwidth |  | $\mathrm{V}_{\text {REFH＿}}=0.5 \mathrm{VP}_{\text {P－P，}} 3 \mathrm{~dB}$ bandwidth | 325 |  | kHz |
| Reference Feedthrough |  | $\mathrm{V}_{\text {REFH＿}}=2.5 \mathrm{VP}_{\text {P－P }}$ at 10 kHz （Note 7 ） | 88 |  | dB |
| Clock Feedthrough |  |  | 2.5 |  | nV s |
| Output Noise | en |  | 800 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Power－Up Time | tSDR | From power－down state | 4 |  | $\mu \mathrm{S}$ |
| Power－Down Time | tSDN |  | 1.5 |  | $\mu \mathrm{s}$ |

INTERFACE PORTS（SCL，SDA）

| Input Voltage | VIL |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VIH |  |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  |
| Input Hysteresis | VHYS |  |  | $\begin{gathered} 0.05 x \\ V_{D D} \end{gathered}$ |  | V |
| Input Current | In |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  |  | 5 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Power－Supply Voltage | VDD |  |  | 2.70 | 5.25 | V |
| Supply Current | IDD | ILOAD $=0$ ，digital inputs at GND or VDD | Normal operation | 0.8 | 1.3 | mA |
|  |  |  | During nonvolatile write |  | 2 |  |
| Power－Down Current |  |  |  |  | 25 | $\mu \mathrm{A}$ |

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}^{2}=0, \mathrm{REFH}_{-}=\mathrm{V}_{\mathrm{DD}}, R E F L \_=G N D, \mathrm{R}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL TIMING (Figure 4, Note 8) |  |  |  |  |  |  |
| SCL Clock Frequency | fSCL |  |  |  | 400 | kHz |
| Setup Time for START Condition | tSU:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold Time for START Condition | thD:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCL High Time | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCL Low Time | tLow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time | tSU:DAT |  | 100 |  |  | ns |
| Data Hold Time | thD:DAT |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| SDA, SCL Rise Time | tR |  |  |  | 300 | ns |
| SDA, SCL Fall Time | tF |  |  |  | 300 | ns |
| Setup Time for STOP Condition | tsu:STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Bus Free Time Between a STOP and START Condition | tBUF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Pulse Width of Spike Suppressed | tsp |  |  |  | 50 | ns |
| Maximum Capacitive Load for Each Bus Line | Св | (Note 9) |  | 400 |  | pF |
| Write NV Register Busy Time |  | (Note 10) |  |  | 15 | ms |
| NONVOLATILE MEMORY RELIABILITY |  |  |  |  |  |  |
| Data Retention |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 50 |  | Years |
| Endurance |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200,000 |  | Stores |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 50,000 |  |  |

Note 1: All devices are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 2: Guaranteed monotonic.
Note 3: Gain error is defined as:

$$
\frac{256 \times\left(\mathrm{V}_{\text {FO,Meas }}-\mathrm{ZCE}-\mathrm{V}_{\text {FO,Ideal }}\right)}{\mathrm{V}_{\text {REFH }}}
$$

where $\mathrm{V}_{\text {FO, Meas }}$ is the DAC voltage with input code FO hex and $\mathrm{V}_{F O}$, Ideal is the ideal DAC voltage with input code FO hex or $\left(V_{\text {REFH }}-V_{\text {REFL }}\right) \times(240 / 256)+V_{\text {REFL }}$.
Note 4: The device draws higher supply current when the digital inputs are driven with voltages between (VDD-0.5V) and (GND + 0.5 V ). See Supply Current vs. Digital Input Voltage in the Typical Operating Characteristics.

Note 5: Output settling time is measured from the $50 \%$ point of the rising edge of the last SCL of the data byte to 0.5 LSB of OUT_'s final value for a code transition from 10 hex to FO hex.
Note 6: Crosstalk is defined as the coupling from a DAC switching from code 00 hex to code FF hex to any other DAC that is in a steady state at code 00 hex.
Note 7: Reference feedthrough is defined as the coupling from one driven reference with input code $=\mathrm{FF}$ hex to any other DAC output with the reference of the DAC at a constant value and input code $=00 \mathrm{hex}$.
Note 8: $S C L$ clock period includes rise and fall times $t_{R}$ and $t_{F}$. All digital input signals are specified with $t_{R}=t_{F}=2 n s$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
Note 9: An appropriate bus pullup resistance must be selected depending on board capacitance. Refer to the document linked to this web address: www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf.
Note 10: The busy time begins from the initiation of the stop pulse.

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

## Typical Operating Characteristics

$\left(V_{D D}=+3 V, V_{\text {REFH }}^{-}=+3 \mathrm{~V}, V_{R E F L}=G N D, R_{L}=5 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

$\qquad$ Typical Operating Characteristics (continued)
$\left(V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{\text {REFH_ }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {REFL_ }}=\mathrm{GND}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$






$\mathrm{A}: \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=4.096 \mathrm{~V}, \mathrm{CODE}=\mathrm{FFh}$
$\mathrm{B}: \mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REFH_ }}^{-}=4.096 \mathrm{~V}, C O D E=00 \mathrm{~h}$
$C: V_{D D}=3 V, V_{\text {REFH_ }}=2.5 \mathrm{~V}, C O D E=F F h$
$D: V_{D D}=3 V, V_{\text {REFH }}=2.5 \mathrm{~V}, C O D E=00 \mathrm{~h}$

# Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface 

Typical Operating Characteristics (continued)
$\left(V_{D D}=+3 V, V_{\text {REFH }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {REFL_ }}=G N D, R_{L}=5 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$





## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

$\left(V_{D D}=+3 V, V_{R E F H_{-}}=+3 \mathrm{~V}, \mathrm{~V}_{R E F L}=G N D, R_{L}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)




OUTPUT CROSSTALK


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 1 | 2 | A2 | Address Select 2. Connect to V ${ }_{\text {DD }}$ or GND to set the device address. |
| 2 | 3 | A1 | Address Select 1. Connect to V ${ }^{\text {DD }}$ or GND to set the device address. |
| 3 | 4 | A0 | Address Select 0. Connect to V ${ }^{\text {DD }}$ or GND to set the device address. |
| 4 | - | REFH1 | DAC1 High Reference Input. REFH1 must be equal to or greater than REFL1. |
| 5 | - | REFL1 | DAC1 Low Reference Input. REFL1 must be equal to or less than REFH1. |
| 6 | 6 | OUT1 | DAC1 Output. OUT1 is buffered with a unity-gain amplifier. |
| 7 | - | REFH2 | DAC2 High Reference Input. REFH2 must be equal to or greater than REFL2. |
| 8 | - | REFL2 | DAC2 Low Reference Input. REFL2 must be equal to or less than REFH2. |
| 9 | 7 | OUT2 | DAC2 Output. OUT2 is buffered with a unity-gain amplifier. |
| 10 | 8 | GND | Ground |
| 11 | 10 | OUT3 | DAC3 Output. OUT3 is buffered with a unity-gain amplifier. |
| 12 | - | REFL3 | DAC3 Low Reference Input. REFL3 must be equal to or less than REFH3. |
| 13 | - | REFH3 | DAC3 High Reference Input. REFH3 must be equal to or greater than REFL3. |
| 14 | 11 | OUTO | DACO Output. OUTO is buffered with a unity-gain amplifier. |
| 15 | - | REFLO | DAC0 Low Reference Input. REFLO must be equal to or less than REFH0. |
| 16 | - | REFH0 | DAC0 High Reference Input. REFH0 must be equal to or greater than REFLO. |
| 17 | 14 | SCL | Serial-Clock Input. Connect SCL to VDD through a $2.4 \mathrm{k} \Omega$ pullup resistor. |
| 18 | 15 | VDD | Positive-Power Input. Connect $V_{D D}$ to $a+2.7$ to +5.25 V power supply. Bypass $V_{D D}$ to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 19 | 16 | SDA | Serial Data Input/Output. Connect SDA to VDD through a $2.4 \mathrm{k} \Omega$ pullup resistor. |
| 20 | 1 | A3 | Address Select 3. Connect to VDD or GND to set the device address. |
| - | 5 | N.C. | No Connection. Not internally connected. |
| - | 9 | MUTE | Active-Low Mute Input. Connect MUTE low to drive all DAC outputs to their respective reference low voltages. Connect MUTE to VDD for normal operation. |
| - | 12 | REFL | DAC Low Reference Input. REFL must be equal to or less than REFH. |
| - | 13 | REFH | DAC High Reference Input. REFH must be equal to or greater than REFL. |

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface



Figure 1. MAX5115 Functional Diagram

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface



Figure 2. MAX5116 Functional Diagram

# Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface 

## Detailed Description

The MAX5115/MAX5116 8-bit DACs feature internal, nonvolatile registers that store the DAC states for initialization during power-up. These devices consist of resis-tor-string DACs, rail-to-rail output buffers, a shift register, power-on reset (POR) circuitry, and volatile and nonvolatile memory registers (Figures 1 and 2). The shift register decodes the control and address bits, routing the data to the proper registers. Writing data to a selected volatile register immediately updates the DAC outputs.
The volatile registers retain data as long as the device is powered. Removing power clears the volatile registers. The nonvolatile registers retain data even after power is removed. On startup, when power is first applied, data from the nonvolatile registers is transferred to the volatile registers to automatically initialize the device. Read data from the nonvolatile or volatile registers using the 2 -wire serial interface.

## DAC Operation

 The MAX5115/MAX5116 use a DAC matrix decoding architecture that saves power. A resistor string divides the difference between the external reference voltages, $V_{\text {REFH_ }}$ and VREFL_. Row and column decoders select the appropriate tap from the resistor string, providing the equivalent analog voltage. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 3 shows a simplified diagram of one DAC.
## Output Buffer Amplifiers

The MAX5115/MAX5116 analog outputs are internally buffered by a precision unity-gain amplifier. The outputs swing from GND to VDD with a VREFL_-to-VREFH_ output transition. The amplifier outputs typically settle to $\pm 0.5$ LSB in $8 \mu \mathrm{~s}$ when loaded with $5 \mathrm{k} \Omega$ in parallel with 100 pF .


9トトGXVW/G\&FGXVW
Figure 3. DAC Simplified Circuit Diagram

## DAC Registers

The MAX5115/MAX5116 feature two registers per DAC, a volatile and a nonvolatile register, that store the DAC data. The volatile DAC register holds the current value of each DAC. Write data to the volatile registers directly from the 2-wire serial interface or by loading the previously stored data from the respective nonvolatile register. Clear the volatile registers by removing power to the device. The volatile registers are read/write.
The nonvolatile register retains the DAC values even after power is removed. Read stored data using the 2wire serial interface. On power-up, the devices automatically initialize with data stored in the nonvolatile registers. The nonvolatile registers are read/write and programmed to all zeros at the factory.

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface



Figure 4. 2-Wire Serial-Interface Timing Diagram

## Serial Interface

The MAX5115/MAX5116 feature an $I^{2} \mathrm{C}$-compatible, 2wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX5115/MAX5116 and the master at rates up to 400 kHz (Figure 4). The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require pullup resistors ( $2.4 \mathrm{k} \Omega$ or greater; see the Typical Operating Circuit). Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot of the bus signals.

I2C Compatibility
The MAX5115/MAX5116 are compatible with existing ${ }^{12} \mathrm{C}$ systems. SCL and SDA are high-impedance inputs; SDA has an open-drain output. The Typical Operating Circuit shows an $I^{2} \mathrm{C}$ application. The communication protocol supports standard $I^{2} \mathrm{C} 8$-bit communications. The general call address is ignored, and CBUS formats are not supported. The devices' addresses are compatible with 7 -bit $I^{2} \mathrm{C}$ addressing protocol only. No $10-$ bit address formats are supported.

Bit Transfer
One data bit transfers during each SCL rising edge. Nine clock cycles are required to transfer the data into or out of the MAX5115/MAX5116. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are read as control signals (see the START and STOP Conditions section). Both SDA and SCL idle high.


Figure 5. START and STOP Conditions

## START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 5). A START condition from the master signals the beginning of a transmission to the MAX5115/ MAX5116. The master terminates transmission by issuing a STOP condition. The STOP condition frees the bus. If a REPEATED START condition (Sr) is generated instead of a STOP condition, the bus remains active.

## Early STOP Conditions

The MAX5115/MAX5116 recognize a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 6). This condition is not a legal $\mathrm{I}^{2} \mathrm{C}$ format.

REPEATED START Conditions
A REPEATED START (Sr) condition is used when the bus master is writing to several $\mathrm{I}^{2} \mathrm{C}$ devices and does not want to relinquish control of the bus. The MAX5115/MAX5116 serial interface supports continuous write operations with an Sr condition separating them. Continuous read operations require Sr conditions because of the change in direction of data flow.

# Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface 

## Acknowledge Bit (ACK) and NotAcknowledge Bit (NACK)

Successful data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX5115/MAX5116 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 7). To generate a not acknowledge, the receiver allows SDA to be pulled

high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

Slave Address
A master initiates communication with a slave device by issuing a START condition followed by a slave address (Figure 8). The slave address consists of 7 address bits and a read/write bit $(R / \bar{W})$. When idle, the device continuously waits for a START condition followed by its slave address. When the device recognizes its slave address, it acquires the data byte and executes the command. The first 3 bits (MSBs) of the slave address have been factory programmed and are always 010. Connect A3-A0 to VDD or GND to program the remaining 4 bits of the slave address. The least significant bit (LSB) of the address byte (R/W) determines whether the master is writing to or reading from the MAX5115/MAX5116. (R/W $=0$ selects a write condition. $R / \bar{W}=1$ selects a read condition.) After receiving the address, the MAX5115/MAX5116 (slave) issues an acknowledge by pulling SDA low for one clock cycle.

Figure 6. Early STOP Conditions


Figure 7. Acknowledge and Not-Acknowledge Bits


Figure 8. Slave Address Byte

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface



Figure 9. Example Read Word Data Sequence

Write Cycle The write command requires 27 clock cycles. In write mode $(R / \bar{W}=0)$, the command byte that follows the address byte controls the MAX5115/MAX5116 (Table 1). For a write function, set bits C 7 and C 6 to zero. Set bits C5 and C4 to select the volatile or nonvolatile register (Table 2). Set bits C3-C0 to select the respective DAC register (Table 3). The registers update on the rising edge of the 26th SCL pulse. Prematurely aborting the write cycle does not update the DAC. See Table 4 for a summary of the write commands.

Read Cycle
A read command requires 36 clock cycles. In read mode, the MAX5115/MAX5116 send the contents of the volatile and nonvolatile registers to the bus. Reading a register requires a REPEATED START (Sr) condition. To
read a register first, write a read command $(R \bar{W}=0$, Figure 9). Set the most significant 2 bits of the command byte to 10 ( $\mathrm{C} 7=1$ and $\mathrm{C} 6=0$ ). Set bits C5 and C4 to read from either the volatile or nonvolatile register (Table 5). Set bits C3-C0 to select the desired DAC register (Table 6). After the command byte, send a (Sr) condition followed by the address of the device (R/W $=1$ ). The MAX5115/MAX5116 then acknowledge and send the data on the bus.

## Mute/Power-Down Mode

The MAX5115/MAX5116 feature software-controlled mute and power-down modes for each DAC. The power-down mode places the DAC output in a highimpedance state and reduces quiescent-current consumption ( $25 \mu \mathrm{~A}$ (max) with all DACs powered-down).

Table 1. Write Operation

|  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{x}} \\ & \frac{\mathbf{x}}{\boldsymbol{e}} \\ & \hline \end{aligned}$ |  | ADDRESS BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |  | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | R/W |  | $\begin{aligned} & \mathrm{C} \\ & 7 \end{aligned}$ | $\begin{aligned} & C \\ & 6 \end{aligned}$ | $\begin{aligned} & C \\ & 5 \end{aligned}$ | $\begin{aligned} & C \\ & 4 \end{aligned}$ | $\begin{aligned} & C \\ & 3 \end{aligned}$ | $\begin{aligned} & C \\ & 2 \end{aligned}$ | $\begin{gathered} C \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & D \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 5 \end{aligned}$ | D | D | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | D |  |  |
| $\begin{array}{\|l\|} \hline \text { Master } \\ \text { SDA } \\ \hline \end{array}$ | S | 0 | 1 | 0 | $\begin{array}{\|l\|} \hline \mathrm{A} \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & 2 \end{aligned}$ | $\begin{array}{\|c} \mathrm{A} \\ 1 \end{array}$ | $\begin{array}{\|c} \hline \mathrm{A} \\ 0 \\ \hline \end{array}$ | 0 |  | $\begin{aligned} & \hline C \\ & 7 \end{aligned}$ | $\begin{array}{\|l\|} \hline C \\ 6 \end{array}$ | $\begin{aligned} & \hline N \\ & V \end{aligned}$ | $V$ | $\begin{array}{\|l\|} \hline R \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline R \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline R \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline R \\ 0 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  | P |
| Slave SDA |  |  |  |  |  |  |  |  |  | A $C$ C K |  |  |  |  |  |  |  |  | A |  |  |  |  |  |  |  |  | A $C$ K |  |

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

Table 2. Volatile and Nonvolatile Write Selection

| NONVOLATILE <br> (NV) | VOLATILE <br> (V) | FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | Transfer data from NVREG_ to <br> VREG_- |
| 0 | 1 | Write to VREG_- $^{\|c\|}$ |
| 1 | 0 | Write to NVREG_- $^{\text {NV }}$ |
| 1 | 1 | Write to NVREG and VREG_ |

Table 3. DAC Write Selection

| R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DAC0 |
| 0 | 0 | 0 | 1 | DAC1 |
| 0 | 0 | 1 | 0 | DAC2 |
| 0 | 0 | 1 | 1 | DAC3 |
| 1 | 1 | 1 | 1 | All DACs $^{*}$ |

*This option is only valid for a write to all volatile registers.

Table 4. Write-Command Summary

| COMMAND | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{~A} \\ & \mathrm{R} \\ & \mathrm{~T} \end{aligned}$ | ADDRESS BYTE | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \\ & \mathrm{K} \end{aligned}$ | COMMAND BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \\ & \mathbf{K} \end{aligned}$ | DATA BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \text { A } \\ & \mathbf{C} \\ & \text { K } \end{aligned}$ | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | MSB | LSB |  |  |  |  |  |  |
|  |  | R/W |  | $\begin{array}{\|l\|} \hline \mathrm{C} \\ 7 \end{array}$ | $\begin{aligned} & C \\ & 6 \end{aligned}$ | $\begin{aligned} & C \\ & 5 \end{aligned}$ | $\begin{aligned} & C \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 3 \end{aligned}$ | $\begin{array}{\|l} C \\ 2 \end{array}$ | $\begin{gathered} C \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & D \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & 5 \end{aligned}$ | $\begin{aligned} & D \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & 0 \end{aligned}$ |  |  |
| Write VREG_ | S | 0 |  | 0 | 0 | 0 | 1 | $\begin{array}{\|l} \hline R \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline R \\ 2 \end{array}$ | $\begin{array}{\|c} \hline R \\ 1 \end{array}$ | $\begin{aligned} & \mathrm{R} \\ & 0 \end{aligned}$ |  |  |  |  |  | D7 | D0 |  |  |  |  | P |
| Write All VREG_* | S | 0 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  | D7- | D0 |  |  |  |  | P |
| Write NVREG_ | S | 0 |  | 0 | 0 | 1 | 0 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & R \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|l} R \\ 0 \end{array}$ |  |  |  |  | D7 | D0 |  |  |  |  | P |
| Write VREG_ and NVREG_ | S | 0 |  | 0 | 0 | 1 | 1 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{aligned} & R \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 1 \end{aligned}$ | $\begin{array}{\|l} R \\ 0 \end{array}$ |  |  |  |  | D7- | D0 |  |  |  |  | P |
| Transfer NVREG_to VREG_ | S | 0 |  | 0 | 0 | 0 | 0 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|l} R \\ 0 \end{array}$ |  |  |  |  |  | - |  |  |  |  | P |

*This option is only valid for a write to all volatile registers.

Mute drives the selected DAC output to the corresponding REFL_ voltage. The volatile DAC registers retain data and the output returns to its previous state when mute is disabled. The MAX5116 also features an asynchronous $\overline{M U T E}$ input that mutes all DACs simultaneously.
The volatile and nonvolatile registers remain active while the MAX5115/MAX5116 are in mute and powerdown modes. Writing to or reading from the volatile or nonvolatile registers does not remove the MAX5115/ MAX5116 from mute or power-down mode. Writing or transferring data to the volatile registers while the
device is muted or powered down updates the DAC outputs to the new state upon exiting mute or powerdown mode.

## Mute/Power-Down Register and Operation

Separate nonvolatile and volatile control registers store and update the state of the mute/power-down mode for each DAC. Tables 7 and 8 show how to access and control each register. Register access is gained by setting control bits C3-C0 to 0100. Bits C5 and C4 indicate whether the nonvolatile or volatile control register is accessed. The volatile register maintains data while

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

## Table 5. Volatile and Nonvolatile Read Selection

| NONVOLATILE <br> (NV) | VOLATILE <br> (V) | FUNCTION |
| :---: | :---: | :--- |
| 0 | 1 | Read from VREG_- |
| 1 | 0 | Read from NVREG_ |

Table 6. DAC Read Selection

| R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DAC0 |
| 0 | 0 | 0 | 1 | DAC1 |
| 0 | 0 | 1 | 0 | DAC2 |
| 0 | 0 | 1 | 1 | DAC3 |

## Table 7. Mute/Power-Down Operation

| COMMAND | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{~A} \\ & \mathrm{R} \\ & \mathrm{~T} \end{aligned}$ | ADDRESS BYTE | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | COMMAND BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \\ & \mathrm{K} \end{aligned}$ | DATA BYTE |  |  |  |  |  |  | $\begin{aligned} & \text { A } \\ & \text { C } \\ & \text { K } \end{aligned}$ | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\frac{\mathrm{R} /}{\mathrm{W}}$ |  | $\begin{aligned} & C \\ & 7 \end{aligned}$ | $\begin{aligned} & C \\ & 6 \end{aligned}$ | $\begin{aligned} & C \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 4 \end{aligned}$ | $\begin{array}{\|l} \mathrm{C} \\ 3 \end{array}$ | $\begin{aligned} & C \\ & 2 \end{aligned}$ | $\begin{gathered} \mathrm{C} \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline D \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{D} \\ & \mathbf{3} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{D} \\ 2 \end{array}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { D } \\ 0 \end{array}$ |  |  |
| Write VCTL | S | 0 |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  | trol | regis | ster* |  |  |  | P |
| Write NVCTL | S | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  | trol | regis | ster* |  |  |  | P |
| Write VCTL and NVCTL | S | 0 |  | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |  | trol | regis | ster* |  |  |  | P |
| Transfer NVCTL to VCTL | S | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  | trol | regis | ster* |  |  |  | P |

*See Mute/Power-Down Control Register (Table 8).

## Table 8. Mute/Power-Down Control Register

|  | BIT IN REGISTER |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 <br> (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 <br> (LSB) |
| CONTROLLING <br> FUNCTION | Mute DAC3 | Mute DAC2 | Mute DAC1 | Mute DAC0 | Power-down <br> DAC3 | Power-down <br> DAC2 | Power-down <br> DAC1 | Power-down <br> DAC0 |

the device remains powered. The nonvolatile register maintains data even after power is removed. The MAX5115/MAX5116 start up (power first applied) by transferring the mute/power-down from the nonvolatile to the volatile control register. The nonvolatile control register is set to 00 hex at the factory.

## Power-On Reset

Power-on reset (POR) circuitry controls the initialization of the MAX5115/MAX5116. A power-on reset loads the volatile registers with the data stored in the nonvolatile registers.

This initialization period takes $500 \mu \mathrm{~s}$ (typ). During this time, the DAC outputs are held in mute mode. At the completion of the initialization period, the DAC outputs update in accordance with the configuration register.

## DAC Data

The 8-bit DAC data is decoded as offset binary, MSB first, with 1 LSB $=\left(V_{\text {REFH_ }}-V_{\text {REFL__ }}\right) / 256$, and converted into the corresponding analog voltage as shown in Table 9.

# Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface 

## Applications Information

DAC Linearity and Offset Voltage
The output buffer can have a negative input offset voltage that would normally drive the output negative, but with no negative supply, the output remains at GND (Figure 10). Determine linearity using the end-point method, measuring between code 10 (OA hex) and code 240 (FO hex) after calibrating the offset and gain error (Figure 10).

External Voltage Reference
The MAX5115 features two reference inputs for each DAC (REFH_ and REFL_). The MAX5116 uses a single reference for all four DACs (REFH and REFL). REFH_ sets the full-scale voltage, while REFL_ sets the zero code output. The MAX5115 has a 460k $\Omega$ typical input impedance that is independent of the code. The MAX5116 has a $115 \mathrm{k} \Omega$ typical input impedance that is independent of the code.

## Power Sequencing

The voltage applied to REFH_ and REFL_ should not exceed $V_{D D}$ at any time. If proper power sequencing is not possible, connect an external Schottky diode between REFH_, REFL_, and VDD to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered.

## Power-Supply Bypassing and Ground Management

Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to the device as possible. Bypass REFH_ and REFL_ to GND with $0.1 \mu \mathrm{~F}$ capacitors. Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

Table 9. Unipolar Code Output Voltage

| DAC CODE | $\begin{gathered} \text { OUTPUT } \\ \text { VOLTAGE (V) } \end{gathered}$ |
| :---: | :---: |
| 11111111 | $\frac{255 \times\left(\mathrm{V}_{\text {REFH_}}-V_{\text {REFL_}_{-}}\right)}{256}+V_{\text {REFL }_{-}}$ |
| 10000000 | $\frac{128 \times\left(\mathrm{V}_{\mathrm{REFH}_{-}}-\mathrm{V}_{\text {REFL }_{-}}\right.}{256}+\mathrm{V}_{\text {REFL }_{-}}$ |
| 00000001 | $\frac{\left(V_{\text {REFH_ }_{-}}-V_{\text {REFL_L_ }}\right)}{256}+V_{\text {REFL }_{-}}$ |
| 00000000 | $V_{\text {REFL_ }}$ |

Figure 10. Effect of Negative Offset (Single Supply)

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface



Pin Configurations


## Chip Information

TRANSISTOR COUNT: 40,209
PROCESS: BiCMOS

## Nonvolatile, Quad, 8-Bit DACs with 2-Wire Serial Interface

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


NDTES:
1). D \& E DU NDT INCLUDE MDLD FLASH $\quad$ R PROTRUSIUNS.
2). MDLD FLASH OR PRDTRUSIDNS NDT TU EXCEED .006" PER SIDE.
3). CONTRDLLING DIMENSIONS: INCHES.
4). MEETS JEDEC MD137.

| 18 DALLAS |  |  |  |
| :---: | :---: | :---: | :---: |
| TitLe' |  |  |  |
| PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH |  |  |  |
| APPRIVAL | Document conrral na. $21-0055$ | $\stackrel{\text { Rev. }}{\mathrm{E}}$ | 1/1 |

