## 出货

WWW.DZSO

This version: Aug. 1998 Previous version: Nov. 1996

# **OKI** Semiconductor

# **MSM7716**

**Single Rail Linear CODEC** 

## **GENERAL DESCRIPTION**

The MSM7716 is a single-channel CODEC CMOS IC for voice signals that contains filters for linear A/D and D/A conversion.

Designed especially for a single-power supply and low-power applications, the device is optimized for applications for the analog interfaces of audio signal processing DSPs and digital wireless systems.

The analog output signal can directly drive a ceramic type handset receiver. In addition, levels for analog outputs can be set by external control.

#### **FEATURES**

• Single power supply : +2.7 V to +3.6 V

• Low power consumption

Operating mode : 24 mW Typ. Power down mode : 0.05 mW Typ.

Digital signal input/output interface : 14-bit serial code in 2's complement format

• Sampling frequency(fs) : 4 to 16 kHz

• Transmission clock frequency :  $fs \times 14 \text{ min.}$ , 2048 kHz max.

• Filter characteristics : when fs = 8 kHz, complies with ITU-T Recommen-

dation G. 714


• Built-in PLL eliminates a master clock

- Two input circuits in transmit section
- Two output circuits in receive section
- Transmit gain adjustable using an external resistor
- Receive gain adjustable by external control 8 steps, 4 dB/step
- Transmit mic-amp is eliminated by the gain setting of a maximum of 36 dB.
- Analog outputs can drive a load of a minimum of 1 k $\Omega$ ; an amplitude of a maximum of 4.0 V<sub>PP</sub> with push-pull driving.
- Built-in reference voltage supply
- Package options:

32-pin plastic TSOP (TSOPI32-P-814-0.50-1K) (Product name: MSM7716TS-K) 30-pin plastic SSOP (SSOP30-P-56-0.65-K) (Product name: MSM7716GS-K)



# **BLOCK DIAGRAM**



# PIN CONFIGURATION (TOP VIEW)

_		
MAIN 1	32	PDN
MA0 2	31	SYNC
NC 3	30	NC
NC 4	29	NC
PB0 5	28	NC
PBIN 6	27	BCLK
NC 7	26	<b>PCMOUT</b>
SGC 8	25	PCMIN
AG 9	24	DG
AUX0 10	23	DEN
AOUT+ 11	22	CDIN
AOUT- 12	21	NC
NC 13	20	NC
NC 14	19	NC
PWI 15	18	DCLK
VF0 16	_	$V_{DD}$

NC : No connect pin **32-Pin Plastic TSOP** 

AUX0 2 AOUT+ 3 AOUT- 4 PWI 5 VFO 6 NC 7 NC 8 NC 9 VDD 10 DCLK 11 DCLK 11 DCLK 12 CDIN 13 DEN 14 DG 15  28 PBO 28 PBO 27 NC 26 NC 27 NC 24 MAIN 23 NC 23 NC 22 NC 22 NC 22 NC 21 PDN 21 PDN 21 PDN 20 SYNC 19 NC 18 BCLK 17 PCMOUT 16 PCMIN	AG 1	30	SGC
AOUT- 4 PWI 5 PWI 5 VFO 6 VFO 6 25 MAO NC 7 24 MAIN NC 8 NC 9 VDD 10 DCLK 11 DCLK 11 NC 12 CDIN 13 DEN 14  27 NC 26 NC 25 MAO 22 NC 22 NC 22 NC 22 NC 21 PDN 21 PDN 20 SYNC 19 NC 18 BCLK 17 PCMOUT	AUXO 2	29	PBIN
PWI 5 VFO 6 VFO 6 25 MAO  NC 7 24 MAIN  NC 8 23 NC  NC 9 22 NC  V <sub>DD</sub> 10 DCLK 11 DCLK 11 20 SYNC  NC 12 CDIN 13 DEN 14 DEN 14	AOUT+ 3	28	PB0
VFO 6       25 MAO         NC 7       24 MAIN         NC 8       23 NC         NC 9       22 NC         V <sub>DD</sub> 10       21 PDN         DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	A0UT- 4	27	NC
NC 7       24 MAIN         NC 8       23 NC         NC 9       22 NC         V <sub>DD</sub> 10       21 PDN         DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	PWI 5	26	NC
NC 8       23 NC         NC 9       22 NC         V <sub>DD</sub> 10       21 PDN         DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	VF0 6	25	MAO
NC 9       22 NC         V <sub>DD</sub> 10       21 PDN         DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	NC 7	24	MAIN
V <sub>DD</sub> 10       21 PDN         DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	NC 8	23	NC
DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	NC 9	22	NC
DCLK 11       20 SYNC         NC 12       19 NC         CDIN 13       18 BCLK         DEN 14       17 PCMOUT	V <sub>DD</sub> 10	21	PDN
CDIN 13 DEN 14  18 BCLK 17 PCMOUT		20	SYNC
DEN 14 17 PCMOUT	NC 12	19	NC
	CDIN 13	18	BCLK
DG 15 16 PCMIN	DEN 14	17	PCMOUT
	DG 15	16	PCMIN

NC : No connect pin **30-Pin Plastic SSOP** 


#### PIN AND FUNCTIONAL DESCRIPTIONS

## MAIN, MAO

Transmit microphone input and the level adjustment.

MAIN is connected to the noninverting input of the op-amp, and MAO is connected to the output of the op-amp. The level adjustment should be configured as shown below.

During power saving and power down modes, the MAO output is in high impedance state.




## PBIN, PBO

Transmit handset input and the level adjustment.

PBIN is connected to the noninverting input of the op-amp, and PBO is connected to the output of the op-amp. The level adjustment should be configured as shown below.

During power saving and power down, the PBO output is in high impedance state.



#### $V_{DD}$

Power supply pin for +2.7 to 3.6 V (Typically 3.0 V).

#### AG

Analog signal ground.

#### DG

Ground pin for the digital signal circuits.

This ground is separated from the analog signal ground in this device. The DG pin must be connected to the AG pin on the printed circuit board.

#### **VFO**

Receive filter output.

The output signal has an amplitude of 2.0  $V_{PP}$  above and below the signal ground voltage when the digital signal of +3 dBm0 is input to PCMIN. VFO can drive a load of 20 k $\Omega$  or more. This output can be externally controlled in the level range of 0 to –28 dB in 4 dB increments. During power saving or power down, VFO output is at the voltage level ( $V_{DD}/2$ ) of SG with a high impedance state.

#### PWI, AOUT+, AOUT-

PWI is connected to the inverting input of the receive driver.

The receive driver output is connected to the AOUT– pin. Thus, a receive level can be adjusted with the pins PWI, AOUT–, and VFO described above.

The output of AOUT+ is inverted with respect to the output of AOUT- with a gain of 1.

The output signal amplitudes are a maximum of 2.0 V<sub>PP</sub>.

These outputs, above and below the signal ground voltage ( $V_{DD}/2$ ), can drive a load of a minimum of 1 k $\Omega$  with push-pull driving (a load connected between AOUT+ and AOUT-).

The output amplitudes are 4  $V_{PP}$  maximum during push-pull driving. These outputs can be mute controlled externally. These outputs are operational during power saving and output the SG voltage ( $V_{DD}/2$ ) in the high impedance state.

#### **AUXO**

Auxiliary receive filter output.

The output signal is inverted with respect to the VFO output with a gain of 1. The output signal swings above and below the SG voltage ( $V_{DD}/2$ ), and can drive a minimum load of 0.5 k $\Omega$  with respect to the SG voltage.

The output can be mute controlled externally.

During power saving and power down, AUXO outputs the SG voltage ( $V_{DD}/2$ ) in the high impedance state.

#### **BCLK**

Shift clock signal input for PCMIN and PCMOUT.

The frequency is equal to the data rate. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power-saving state.

#### **SYNC**

Synchronizing signal input.

In the transmit section, the PCM output signal from the PCMOUT pin is output synchronously with this synchronizing signal. This synchronizing signal triggers the PLL and synchronizes all timing signals of the transmit section.

In the receive section, 14 bits required are selected from serial input of PCM signals on the PCMIN pin by the synchronizing signal.

Signals in the receive section are synchronized by this synchronizing signal. This signal must be synchronized in phase with the BCLK.

When this signal frequency is 8 kHz, the transmit and receive section have the frequency characteristics specified by ITU-T G. 714. The frequency characteristics for 8 kHz are specified in this data sheet.

For different frequencies of the SYNC signal, the frequency values in this data sheet should be translated according to the following equation:

 $\frac{\text{Frequency values described in the data sheet}}{8 \text{ kHz}} \times \text{the SYNC frequency values to be actually used}$ 

Setting this signal to logic "1" or "0" drives the device to power-saving state.

#### **PCMIN**

PCM signal input.

A serial PCM signal input to this pin is converted to an analog signal synchronously with the SYNC signal and BCLK signal.

The data rate of the PCM signal is equal to the frequency of the BCLK signal.

The PCM signal is shifted at a falling edge of the BCLK signal. The PCM signal is latched into the internal register when shifted by 14 bits.

The top of the data (MSD) is identified at the rising edge of SYNC.

The input signal should be input in the 14-bit 2's complement format.

The MSD bit represents the polarity of the signal with respect to the signal ground.

#### **PCMOUT**

PCM signal output.

The PCM output signal is output from MSD in sequential order, synchronously with the rising edge of the BCLK signal.

MSD may be output at the rising edge of the SYNC signal, depending on the timing between BCLK and SYNC.

This pin is in high impedance state except during 14-bit PCM output. It is also high impedance during power saving or power down mode.

A pull-up resistor must be connected to this pin, because its output is configured as an open drain.

The output coding format is in 14-bit 2's complement.

The MSD represents a polarity of the signal with respect to the signal ground.

Input/Output Level								P	CM	IIN	/PCI	MO	UT			
	M	SI	)													
+Full scale	0		1	1	1	1	1	1	1		1	1	1	1	1	1
+1	0	(	0	0	0	0	0	0	0		0	0	0	0	0	1
0	0	(	0	0	0	0	0	0	0		0	0	0	0	0	0
-1	1		1	1	1	1	1	1	1		1	1	1	1	1	1
–Full scale	1	(	0	0	0	0	0	0	0		0	0	0	0	0	0

Table 1

#### **PDN**

Power down control signal input.

A digital "L" level drives both transmit and receive circuits to a power down state.

The control registers are set to the initial state.

#### **SGC**

Connection of a bypass capacitor for generating the signal ground voltage level.

Connect a 0.1  $\mu F$  capacitor with excellent high frequency characteristics between the AG pin and the SGC pin.

## **DEN, DCLK, CDIN**

Serial control ports for the microcontroller interface.

Writing data to the 8-bit control register enables control of the receive output level and the signal path.

DEN is the "Enable" signal pin, DCLK is the data shift clock input pin, and CDIN is the control data input pin.

When powered down (PDN = 0), the initial values are set as shown in Tables 2, 3, and 4. The initial values are held unless the control data is written after power-down release.

The control data is shifted at the rising edge of the DCLK signal and latched into the internal control register at the rising edge of the DEN signal.

When the microcontroller interface is not used, these pins should be connected to DG.

The bit map of the 8-bit control register is shown below.

В7	B6	B5	B4	В3	B2	B1	В0
SW1	SW2	SW3	SW4	_	VOL1	VOL2	VOL3

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V <sub>DD</sub>	AG = DG = 0 V	-0.3 to +7.0	V
Analog Input Voltage	V <sub>AIN</sub>	AG = DG = 0 V	-0.3 to V <sub>DD</sub> + 0.3	V
Digital Input Voltage	V <sub>DIN</sub>	AG = DG = 0 V	-0.3 to V <sub>DD</sub> + 0.3	V
Storage Temperature	T <sub>STG</sub>	_	-55 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	$V_{DD}$	_	2.7	3.0	3.6	V
Operating Temperature	Ta	_	-30	+25	+85	°C
Analog Input Voltage	V <sub>AIN</sub>	Gain = 1	_	_	1.4	$V_{PP}$
High Level Input Voltage	V <sub>IH</sub>	SYNC, BCLK, PCMIN, PDN, DEN, DCLK, CDIN	$0.45 \times V_{DD}$	_	V <sub>DD</sub>	V
Low Level Input Voltage	V <sub>IL</sub>	DLN, DOLK, ODIN	0	_	0.16 × V <sub>DD</sub>	V
Clock Frequency	F <sub>C</sub>	BCLK	14×Fs	_	128 × Fs	kHz
Sync Pulse Frequency	F <sub>S</sub>	SYNC	4.0	8.0	16	kHz
Clock Duty Ratio	D <sub>C</sub>	BCLK	40	50	60	%
Digital Input Rise Time	t <sub>lr</sub>	SYNC, BCLK, PCMIN, PDN,	_	_	50	ns
Digital Input Fall Time	t <sub>lf</sub>	DEN, DCLK, CDIN	_	_	50	ns
Come Doles Catting Time	t <sub>XS</sub> , t <sub>RS</sub>	BCLK→SYNC, See Fig.1	100	_	_	ns
Sync Pulse Setting Time	t <sub>SX</sub> , t <sub>SR</sub>	SYNC→BCLK, See Fig.1	100	_	_	ns
High Level Sync Pulse Width *1	t <sub>WSH</sub>	SYNC, See Fig.1	1 BCLK	_	_	_
Low Level Sync Pulse Width *1	twsL	SYNC, See Fig.1	1 BCLK	_	_	_
PCMIN Setup Time	t <sub>DS</sub>	Refer to Fig.1	100	_	_	ns
PCMIN Hold Time	t <sub>DH</sub>	Refer to Fig.1	100	_	_	ns
Digital Output Load	$R_{DL}$	Pull-up resistor	0.5	_	_	kΩ
Digital Output Load	$C_{DL}$	_	_	_	100	pF
DCLK Pulse Width	twcL	DCLK Low width, See Fig.2	50	_	_	ne
DOLK Fuise Width	t <sub>WCH</sub>	DCLK High width, See Fig.2	50	_	_	ns
DEN Cotting Time 1	t <sub>CDL</sub>	DCLK→DEN, See Fig.2	50	_	_	no
DEN Setting Time 1	t <sub>DCL</sub>	DEN→DCLK, See Fig.2	50	_	_	ns
DEN Setting Time 2	t <sub>CDH</sub>	DCLK→DEN, See Fig.2	50	_	_	no
DEN Setting Time 2	t <sub>DCH</sub>	DEN→DCLK, See Fig.2	50	_	_	ns
CDIN Setup Time	t <sub>CDS</sub>	See Fig.2	50	_	_	no
CDIN Hold Time	t <sub>CDH</sub>	See Fig.2	50	_		ns
Analog Input Allowable DC Offset	V	Transmit gain stage, Gain = 0 dB	-100	_	+100	mV
Analog Input Allowable Do Oliset	V <sub>off</sub>	Transmit gain stage, Gain = 20 dB	-10		+10	mV
Allowable Jitter Width	_	SYNC, BCLK	_	_	1000	ns

# **RECOMMENDED OPERATING CONDITIONS (Continued)**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	t <sub>SD</sub>		20	_	100	
Digital Output Dalay Time	t <sub>XD1</sub>	$C_L = 50 \text{ pF} + 1 \text{ LSTTL}$	20	_	100	
Digital Output Delay Time	t <sub>XD2</sub>	Pull-up resistor = $500 \Omega$	20	_	100	ns
	t <sub>XD3</sub>		20	_	100	

## **ELECTRICAL CHARACTERISTICS**

**DC** and Digital Interface Characteristics

Parameter	Symbol	Cone	dition	Min.	Тур.	Max.	Unit
		Operating mode,	V <sub>DD</sub> = 3.6 V	_	10.0	17.0	mA
	I <sub>DD1</sub>	No signal	V <sub>DD</sub> = 3.0 V		8.0	13.0	mA
Power Supply Current	I <sub>DD2</sub>	Power-saving SYNC, BCLK –	mode, PDN = 1, → OFF	_	6.0	17.0	mA
	I <sub>DD3</sub>	Power-down n	node, PDN = 0	_	0.01	0.05	mA
High Lavel Innut Vallage	M			0.45×		V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
High Level Input Voltage	V <sub>IH</sub>	SYNC, BCLK, F	$V_{DD}$	_	VDD	V	
Low Level Input Voltage	V <sub>IL</sub>	CDIN, DCLK, F	PDN	0.0	_		V
						$V_{DD}$	
High Level Input Leakage Current	I <sub>IH</sub>	-	_	_	_	2.0	μΑ
Low Level Input Leakage Current	I <sub>IL</sub>	-	_	_	_	0.5	μА
Digital Output Low Voltage	V <sub>OL</sub>	PCMOUT pull-up	resistor = $500 \Omega$	0.0	0.2	0.4	V
Digital Output Leakage Current	I <sub>0</sub>	-	_	_	_	10	μА
Input Capacitance	C <sub>IN</sub>	_	_	_	5	_	pF

# **Transmit Analog Interface Characteristics**

(Fs = 8 kHz,  $V_{DD}$  = 2.7 V to 3.6 V, Ta = -30°C to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R <sub>INX</sub>	MAIN, PBIN	10	_	_	MΩ
Output Load Resistance	R <sub>LGX</sub>	MAO, PBO with respect to SG	20	_	_	kΩ
Output Load Capacitance	C <sub>LGX</sub>		_	_	30	pF
Output Amplitude	V <sub>OGX</sub>		-0.7	_	+0.7	V
Offset Voltage	V <sub>OSGX</sub>	Gain = 1	-20	_	+20	mV

## **Receive Analog Interface Characteristics**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output Pagistance	R <sub>0A0</sub>	AUXO, AOUT+, AOUT-			10	Ω
Output Resistance	R <sub>0V0</sub>	VF0	_	_	100	Ω
	В	AUXO, AOUT+, AOUT- (each)	0.5			10
Output Load Resistance	R <sub>LAO</sub>	with respect to SG	0.5	_	_	kΩ
	R <sub>LV0</sub>	VFO with respect to SG	20	_	_	kΩ
Output Load Capacitance	C <sub>LAO</sub>	Output open	_	_	50	pF
Output Amplitude	V	AUXO, AOUT+, AOUT-, VFO	1.0		.10	V
Output Amplitude	V <sub>OAO</sub>	with respect to SG	-1.0	_	+1.0	V
Officet Voltage	W	AUXO, AOUT+, AOUT-, VFO	100		100	\/
Offset Voltage	V <sub>OSA</sub>	with respect to SG	-100	_	+100	mV

# **AC Characteristics**

Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Loss 1	60			20	_	_	
	Loss 2	300		Analog	-0.2	_	+0.4	
Overall Frequency Response	Loss 3	1020	0	to		Reference		dB
Overall Frequency nesponse	Loss 4	2020		Analog	-0.2		+0.4	ub
	Loss 5	3000		Allalog	-0.2		+0.4	
	Loss 6	3400			0	_	1.6	
	Loss T1	60			20		_	
	Loss T2	300			-0.15		+0.2	
Transmit Frequency Response	Loss T3	1020	0			Reference		dB
(Expected Value)	Loss T4	2020			-0.15		+0.2	ub
	Loss T5	3000			-0.15	_	+0.2	
	Loss T6	3400			0	_	0.8	
	Loss R1	300			-0.15	_	+0.2	
Danaiya Franyanay Dananaa	Loss R2	1020				Reference		
Receive Frequency Response	Loss R3	2020	0		-0.15	_	+0.2	dB
(Expected Value)	Loss R4	3000			-0.15	_	+0.2	
	Loss R5	3400			0.0	_	0.8	
	SD 1		3	Analog	55.9	_	_	
	SD 2		0	to	55.9	_	_	
	SD 3		-10	Analog	55.9		_	
Overall Signal to Distortion Ratio	SD 4	1020	-20	] *1 [	45.9	_	_	dB
	SD 5		-30		35.9	_	_	
	SD 6		-40		25.9	_	_	
	SD 7		-50		15.9	_	_	
	SD T1		3		58		_	
	SD T2		0		58	_	_	
Transmit Cianal to Distortion Datio	SD T3		-10		58	_	_	
Transmit Signal to Distortion Ratio	SD T4	1020	-20	*1	48		_	dB
(Expected Value)	SD T5		-30	] . [	38	_	_	
	SD T6		-40		28	_	_	
	SD T7		-50		18	_	_	
	SD R1		3		58	_	_	
	SD R2		0	]	58	_	_	
Descine Cinnel to Distriction D. C.	SD R3		-10	]	58	_	_	1
Receive Signal to Distortion Ratio	SD R4	1020	-20	*1	48	_	_	dB
(Expected Value)	SD R5		-30	'	38	_	_	1
	SD R6		-40	1	28	_	_	1
	SD R7		-50	1	18	_	_	1

<sup>\*1</sup> Psophometric filter is used.

# **AC Characteristics (Continued)**

Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	GT 1		3	Analog	-0.4	+0.01	+0.4	
	GT 2		-10	to		Reference		
Overall Gain Tracking	GT 3	1020	-40	Analog	-0.3	0.00	+0.8	dB
	GT 4		-50		-1.3	-0.03	+1.3	
	GT 5		-55		-1.6	-0.15	+1.6	
	GT T1		3		-0.3	+0.01	+0.3	
Tuenemik Osim Tueskina	GT T2		-10			Reference		
Transmit Gain Tracking	GT T3	1020	-40		-0.3	0.00	+0.3	dB
(Expected Value)	GT T4		-50	] [	-0.6	-0.03	+0.6	
	GT T5		-55		-1.2	+0.15	+1.2	
	GT R1		3		-0.3	-0.06	+0.3	
Danaina Cain Turakina	GT R2		-10			Reference		
Receive Gain Tracking	GT R3 1020	1020	-40		-0.3	-0.02	+0.3	dB
(Expected Value)	GT R4		-50	] [	-0.6	-0.02	+0.6	
	GT R5		-55	] [	-1.2	-0.27	+1.2	

# **AC Characteristics (Continued)**

			(	•, • ,		,			
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit	
Overall Idle Channel Noise	Nidle A	_	_	AIN: no signal	_	-70	-66	dBmOp	
Transmit Idle Channel Noise (Expected Value)	Nidle T	_	_	AIN: no signal	_	-76	-74	dBmOp	
Receive Idle Channel Noise (Expected Value)	Nidle R	_	_	*1	_	-76	-74		
	AV T	4000		V <sub>DD</sub> = 3.0 V	0.338	0.350	0.362		
Absolute Level (Initial Level)	AV R	1020	0	Ta = 25°C *2	0.483	0.500	0.518	Vrms	
Absolute Level	AV Tt			V <sub>DD</sub> = +2.7 to 3.6 V	-0.2	_	+0.2	dB	
(Deviation of Temperature and Power)	AV Rt			Ta = -30 to 85°C	-0.2	_	+0.2	dB	
Absolute Delay	t <sub>D</sub>	1020	0	A to A BCLK = 64 kHz	_	_	0.6	ms	
	t <sub>GD</sub> T1	500			_	_	0.325		
Transmit Group Delay	t <sub>GD</sub> T2	600 to 2600	0	*3	_	<u> </u>		ms	
	t <sub>GD</sub> T3	2800			_	_	0.325		
Pagaiya Craup Dalay	t <sub>GD</sub> R1	500 to 2600	0	*3		0.00	0.125	ms	
Receive Group Delay	t <sub>GD</sub> R2	2800	0	٥		0.12	0.325		
Crosstalk Attenuation	CR T	1020	0	$TRANS \to RECV$	75	85	_	ΑB	
Olossiaik Alicilualioli	CR R	1020	0	$RECV \to TRANS$	70	80		dB	

Psophometric filter is used. AVT is defined at MAO and PBO-PCMOUT. \*2 AVR is defined at PCMIN-VFO. VOL = 0 dB

Minimum value of the group delay distortion

# **AC Characteristics (Continued)**


Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
Discrimination	DIS	4.6 kHz to 72 kHz	0	0 to 4000 Hz	30	32	_	dB
Out-of-band Spurious	S	300 to 3400	0	4.6 kHz to 100 kHz	_	-37.5	-35	dBm0
Intermodulation Distortion	IMD	fa = 470 fb = 320	-4	2fa – fb	_	-52	-40	dBm0
Power Supply Noise Rejection Ratio	PSR T PSR R	0 to 50 kHz	50 mV <sub>PP</sub>	*1	_	30	_	dB
Auxiliary Output Gain	G <sub>AUX</sub>	1020	0	VFO to AUXO	-1.0	0	+1.0	dB
	G <sub>V2</sub>			Set at – 4 dB	<b>-</b> 5	-4	-3	
	G <sub>V3</sub>			−8 dB	<b>-9</b>	-8	-7	
	G <sub>V4</sub>			-12 dB	-13	-12	-11	
VOL Gain Setting Value	G <sub>V5</sub>	1020	O Referenced to 0 dB	<sup>d</sup> -16 dB	<b>–17</b>	-16	<b>–15</b>	dB
	G <sub>V6</sub>	G <sub>V6</sub>	setting	-20 dB	-21	-20	-19	
	G <sub>V7</sub>			-24 dB	-25	-24	-23	
	G <sub>V8</sub>			–28 dB	-29	-28	-27	

<sup>\*1</sup> Measured inband.

#### **TIMING DIAGRAM**

## **PCM Data Output Timing**

## Transmit Timing



When  $t_{XS} \le 1/2$  • Fc, the Delay of the MSD bit is defined as  $t_{XD1}$ . When  $t_{SX} < 1/2$  • Fc, the Delay of the MSD bit is defined as  $t_{SD}$ .

#### Receive Timing




Figure 1 Basic Timing Diagram

## **MCU Interface Timing**




Figure 2 MCU Interface Timing Diagram

#### **FUNCTIONAL DESCRIPTION**

## **Control Data Description**

**SW1, SW2 --** Control bits for the transmit speech path switch.

The AD converter input is selected according to the bit data shown in Table 2.

Table 2

State	SW2	SW1	AD Converter Input	Remarks
T1	0	0	No signal (muting state)	_
T2	0	1	Input signal to MAIN	At initial setting
T3	1	0	Input signal to PBIN	_
T4	1	1	Addition signal of both MAIN and PBIN	The gain of each input drops about 6 dB

**SW3, SW4** -- Control bits for the receive speech path switch. The control should be performed according to Table 3.

Table 3

State	SW4	SW3	AOUT+, AOUT- Output	AUXO Output	Remarks
R1	0	0	SG	SG	_
R2	0	1	PWI	SG	At initial setting
R3	1	0	SG	DA	_
R4	1	1	PWI	DA	_


DA: DA converter output. SG: signal ground voltage.

**VOL1, VOL2, VOL3---** Control bits for the receive signal output level. By controlling these bits, the output levels of VFO and AUXO can be controlled according to Table 4.

Table 4

VOL1	VOL2	VOL3	Receive Signal Gain	Remarks
0	0	0	0 dB	At initial setting
0	0	1	−4 dB	_
0	1	0	−8 dB	_
0	1	1	−12 dB	_
1	0	0	−16 dB	_
1	0	1	−20 dB	_
1	1	0	−24 dB	_
1	1	1	−28 dB	_

#### **APPLICATION CIRCUIT**




<sup>\*</sup> The swing of the analog output signal is a maximum of  $\pm 1.0$  V above and below the  $V_{DD}/2$  offset level.

# **APPLICATION INFORMATION**

# Digital pattern for 0 dBm0

The digital pattern for 0 dBm0 is shown below. (SYNC frequency = 8 kHz, signal frequency = 1 kHz)



Sample No.	MSD	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14
S1	0	0	1	0	0	0	1	0	1	0	1	0	1	1
S2	0	1	0	1	0	0	1	1	1	0	1	1	1	0
S3	0	1	0	1	0	0	1	1	1	0	1	1	1	0
S4	0	0	1	0	0	0	1	0	1	0	1	0	1	1
S5	1	1	0	1	1	1	0	1	0	1	0	1	0	0
S6	1	0	1	0	1	1	0	0	0	1	0	0	0	1
S7	1	0	1	0	1	1	0	0	0	1	0	0	0	1
S8	1	1	0	1	1	1	0	1	0	1	0	1	0	0


#### **NOTES ON USE**

• To ensure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.

- Connect the AG pin and the DG pin as close as possible. Connect to the system ground with low impedance.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If the use of IC socket is unavoidable, use the short lead type socket.
- When mounted on a frame, use electro-magnetic shielding, if any electro-magnetic wave sources such as power supply transformers surround the device.
- Keep the voltage on the  $V_{DD}$  pin not lower than -0.3 V even instantaneously to avoid latchup that may otherwise occur when power is turned on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise) power supply to avoid erroneous operation and the degradation of the characteristics of these devices.

#### **PACKAGE DIMENSIONS**


(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).