N**ational** Semiconductor

捷多邦,专业PCB打样工厂,24小时加急出货

May 2004

1.0% (typ)

0.5% (typ)

2.6 to 5.0V

LM4856 Integrated Audio Amplifier System

LM4856 Boomer[®] Audio Power Amplifier Series Integrated Audio Amplifier System

General Description

The LM4856 is an audio power amplifier system capable of delivering 1.1W (typ) of continuous average power into a mono 8Ω bridged-tied load (BTL) with 1% THD+N and 60mW (typ) per channel of continuous average power into stereo 32Ω single-ended (SE) loads with 0.5% THD+N, using a 5V power supply.

The LM4856 features a 32 step digital volume control and eight distinct output modes. The digital volume control and output modes are programmed through a two-wire I²C compatible control interface, that allows flexibility in routing and mixing audio channels.

The LM4856 is designed for cellular phone, PDA, and other portable handheld applications. It delivers high quality output power from a surface-mount package and requires only eight external components.

The industry leading micro SMD package only utilizes 2mm x 2.3mm of PCB space, making the LM4856 the most space efficient audio sub system available today.

Key Specifications


- THD+N at 1kHz, 1.1W into 8Ω BTL
- THD+N at 1kHz, 60mW into 32Ω SE
- Single Supply Operation

Features

- 1.1W (typ) output power with 8Ω mono BTL load
- 60mW (typ) output power with stereo 32Ω SE loads
- I²C programmable 32 step digital volume control
- Eight distinct output modes
- micro-SMD and LLP surface mount packaging
- "Click and Pop" suppression circuitry
- Thermal shutdown protection
- Low shutdown current (0.1uA, typ)

Applications

- Moblie Phones
- PDAs



Boomer is a registered trademark of National Semiconductor Corporation.

© 2004 National Semiconductor Corporation DS200607

.com

Connection Diagrams 18-Bump micro SMD Marking (ITL) Χ Т G GND 7 NC NC OUT+ 6 L OUT+ **B7** 5 V_{DD} SDA PHONE IN IHF L IN 4 Pin A1 200607E4 3 SCL V_{DD} **Top View** SPKF SPKR OUT+ 2 X - Date Code T - Die Traceability 1 GND ADR Bypass G - Boomer Family B7 - LM4856ITL А В С D Ε 200607A9 **Top View** (Bump-side down) Order Number LM4856ITL See NS Package Number TLA18AAA LLP Package **18 Lead LLP Marking** НS NS PHONE IN UZXYTT ۷DD Ę R Ŷ 24 23 22 21 20 L4856LQ 1 19 🗌 NC NC 20060701 **Top View** 18 🗌 BYPASS 2 R_{OUT} NS - Std NS Logo 3 17 🗌 NC SPKR_{OUT}-U - Wafer Fab Code 16 🗌 Z - Assembly Plant Code GND 4 GND XY - 2 Digit Date Code NC 5 15 🗌 $V_{\rm DD}$ TT - Die Run Traceability SPKR_{OUT}+ 6 14 🔲 L_{OUT} L4856LQ - LM4856LQ NC 7 13 🗌 NC 9 10 11 12 IN IHF ۷DD ADR SDA SCL PHONE 200607D3 **Top View** Order Number LM4856LQ See NS Package Number LQA24A for Exposed-DAP LLP

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	–65°C to +150°C
ESD Susceptibility (Note 4)	2.0kV
ESD Machine model (Note 7)	200V
Junction Temperature (T _J)	150°C
Solder Information (Note 1)	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

Thermal Resistance

θ _{JA} (typ) - LQA24A	42°C/W
θ _{JC} (typ) - LQA24A	3.0°C/W
θ _{JA} (typ) - TLA18AAA	48°C/W (Note 9)
θ_{JC} (typ) - TLA18AAA	23°C/W (Note 9)

Operating Ratings (Note 3)

Temperature Range	–40°C to 85°C
Supply Voltage V _{DD}	$2.6V \le V_{DD} \le 5.0V$

Note 1: See AN-450 "Surface Mounting and their effects on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Notes 3, 8)

The following specifications apply for V_{DD}= 5.0V, T_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units	
			Typical (Note 5)	Limits (Notes 6, 11)	(Limits)
	Quantu Queent	Output modes 1, 2, 3, 4, 5, 6, 7 V _{IN} = 0V; No loads	7.5	11	mA (max)
DD	Supply Current	Output modes 1, 2, 3, 4, 5, 6, 7 V _{IN} = 0V; Loaded (<i>Figure 1</i>)	8.5	12	mA (max)
I _{SD}	Shutdown Current	Output mode 0	0.1	2.0	μA (max)
V _{os}	Output Offset Voltage	V _{IN} = 0V	5.0	40	mV (max)
		SPKR _{OUT} ; R _L = 4 Ω THD+N = 1%; f = 1kHz, LM4856LQ	1.5		W
Po	Output Power	$\begin{array}{l} SPKR_{OUT};\ R_{L}=8\Omega\\ THD{+}N=1\%;\ f=1kHz \end{array}$	1.1	0.8	W (min)
		R_{OUT} and L_{OUT} ; $R_L = 32\Omega$ THD+N = 0.5%; f = 1kHz	60	45	mW (min)
	Total Harmonic Distortion Plus Noise	SPKR _{OUT} f = 20Hz to 20kHz P _{OUT} = 400mW; R _L = 8 Ω	0.5		%
THD+N		R_{OUT} and L_{OUT} f = 20Hz to 20kHz P_{OUT} = 15mW; R_{L} = 32 Ω	0.5		%
N _{OUT}	Output Noise	A-weighted (Note 10)	29		μV
	Power Supply Rejection Ratio	$V_{\text{RIPPLE}} = 200\text{mV}_{\text{PP}}; \text{ f} = 217\text{Hz},$ $C_{\text{B}} = 1.0\mu\text{F}$ All audio inputs terminated into 50 Ω ; Output referred Gain (BTL) = 12dB Output Mode 1, 3, 5, 7	58	54	dB (min)
PSRR	Power Supply Rejection Ratio R _{OUT} and L _{OUT}	$\label{eq:V_RIPPLE} \begin{array}{l} V_{RIPPLE} = 200 m V_{PP}; \ f = 217 Hz \\ C_{B} = 1.0 \mu F \\ \mbox{All audio inputs terminated into } 50 \Omega; \\ \mbox{Output referred Maximum gain setting} \end{array}$			
		Output Mode 2, 3	68	59	dB (min)
		Output Mode 4, 5	60	54	dB (min)
		Output Mode 6, 7	56	51	dB (min)
V _{IH}	Logic High Input Voltage			0.7 x V _{DD} V _{DD}	V (min) V (max)

LM4856

Electrical Characteristics (Notes 3, 8) (Continued)

Symbol	Parameter	Conditions	LM4	1856	Units
			Typical (Note 5)	Limits (Notes 6, 11)	(Limits)
V _{IL}	Logic Low Input Voltage			0.4 GND	V (max) V (min)
	Digital Volume Range	Input referred minimum gain	-34.5	-35.1 -33.9	dB (min) dB (max)
	$(R_{IN} \text{ and } L_{IN})$	Input referred maximum gain	12.0	11.4 12.6	dB (min) dB (max)
	Digital Volume Range	Input referred minimum gain	-40.5	-41.1 -39.9	dB (min) dB (max)
	(Phone_In_HS)	Input referred maximum gain	6.0	5.4 6.6	dB (min) dB (max)
	Digital Volume Stepsize		1.5		dB
	Digital Volume Stepsize Error		±0.1	±0.6	dB (max
	Phone_In_IHF Volume	BTL gain from Phone_In _IHF to SPKR _{OUT}	12	11.4 12.6	dB (min) dB (max)
	Phone_In_IHF Mute Attenuation	Output Mode 2, 4, 6	100		dB
	Phone_In_IHF Input Impedance		20	15 25	kΩ (min) kΩ (max)
		Maximum gain setting	33.5	25 42	kΩ (min) kΩ (max)
	Phone_In_HS Input Impedance	Mininum gain setting	100	75 125	kΩ (min) kΩ (max)
		Maximum gain setting	20	15 25	kΩ (min) kΩ (max)
	R _{IN} and L _{IN} Input Impedance	Mininum gain setting	100	75 125	kΩ (min) kΩ (max)
Г _{SD}	Thermal Shutdown Temperature		170	150	°C (min)
1	SCL (Clock) Period			2.5	μs (min)
2	SDA to SCL Set-up Time			100	ns (min)
3	Data Out Stable Time			0	ns (min)
4	Start Condition Time			100	ns (min)
5	Stop Condition Time			100	ns (min)

Symbol	Parameter	Conditions	LM	Units	
			Typical (Note 5)	Limits (Notes 6, 11)	(Limits)
	Supply Current	Output modes 1, 2, 3, 4, 5, 6, 7 V _{IN} = 0V; No loads	6.5	10	mA (max)
DD	Supply Current	Output modes 1, 2, 3, 4, 5, 6, 7 V _{IN} = 0V; Loaded (<i>Figure 1</i>)	7	11	mA (max)
SD	Shutdown Current	Output mode 0	0.1	2.0	µA (max)
os	Output Offset Voltage	$V_{IN} = 0V$	5.0	40	mV (max)
		SPKR _{OUT} ; R _L = 4 Ω THD+N = 1%; f = 1kHz, LM4856LQ	430		mW
0	Output Power	SPKR _{OUT} ; R _L = 8 Ω THD+N = 1%; f = 1kHz	340	300	mW (min)
		R_{OUT} and L_{OUT} ; $R_L = 32\Omega$ THD+N = 0.5%; f = 1kHz	22	18	mW (min)
	Total Harmonic Distortion Plus Noise	SPKR _{OUT} f = 20Hz to 20kHz P _{OUT} = 150mW; R _L = 8 Ω	0.5		%
HD+N		R_{OUT} and L_{OUT} f = 20Hz to 20kHz P_{OUT} = 10mW; R_{L} = 32 Ω	0.5		%
оит	Output Noise	A-weighted (Note 10)	29		μV
	Power Supply Rejection Ratio SPKR _{OUT}	$\label{eq:V_BIPPLE} \begin{split} &V_{\text{BIPPLE}} = 200 \text{mV}_{\text{PP}}; \ \text{f} = 217 \text{Hz}, \\ &C_{\text{B}} = 1.0 \mu \text{F} \\ &\text{All audio inputs terminated into } 50 \Omega; \\ &\text{Output referred Gain (BTL)} = 12 \text{dB} \\ &\text{Output Mode 1, 3, 5, 7} \end{split}$	58	55	dB (min)
PSRR	Power Supply Rejection Ratio R _{OUT} and L _{OUT}	$V_{\text{RIPPLE}} = 200 \text{mV}_{\text{PP}}$; f = 217Hz, $C_{\text{B}} = 1.0 \mu \text{F}$ All audio inputs terminated into 50 Ω ; Output referred Maximum gain setting			
		Output Mode 2, 3	68	60	dB (min)
		Output Mode 4, 5	60	55	dB (min)
		Output Mode 6, 7	56	52	dB (min)
IH	Logic High Input Voltage			0.7 x V _{DD} V _{DD}	V (min) V (max)
, IL	Logic Low Input Voltage			0.4 GND	V (max) V (min)

. . .

-

. .

.....

Electrical Characteristics (Notes 2, 8) (Continued)

Symbol	Parameter	Conditions	LM	4856	Units (Limits)
			Typical (Note 5)	Limits (Notes 6, 11)	
	Digital Volume Range	Input referred minimum gain	-34.5	-35.1 -33.9	dB (min) dB (max)
	(R _{IN} and L _{IN})	Input referred maximum gain	12.0	11.4 12.6	dB (min) dB (max
	Digital Volume Range	Input referred minimum gain	-40.5	-41.1 -39.9	dB (min) dB (max
	(Phone_In_HS)	Input referred maximum gain	6.0	5.4 6.6	dB (min) dB (max
	Digital Volume Stepsize		1.5		dB
	Digital Volume Stepsize Error		±0.1	±0.6	dB (max
	Phone_In_IHF Volume	BTL gain from Phone_In _IHF to SPKR _{OUT}	12	11.4 12.6	dB (min dB (max
	Phone _In_IHF Mute Attenuation	Output Mode 2, 4, 6	100		dB
	Phone_In_IHF Input Impedance		20	15 25	kΩ (min kΩ (max
		Maximum gain setting	33.5	25 42	kΩ (min) kΩ (max
	Phone_In_HS Input Impedance	Mininum gain setting	100	75 125	kΩ (min) kΩ (max
		Maximum gain setting	20	15 25	kΩ (min) kΩ (max
	$R_{\rm IN}$ and $L_{\rm IN}$ Input Impedance	Mininum gain setting	100	75 125	k Ω (min) k Ω (max
SD	Thermal Shutdown Temperature		170	150	°C (min)
	SCL (Clock) Period			2.5	µs (min)
	SDA to SCL Set-up Time			100	ns (min)
3	Data Out Stable Time			0	ns (min)
1	Start Condition Time			100	ns (min)
5	Stop Condition Time			100	ns (min)

Note 2: Absolute Maximum Rating indicate limits beyond which damage to the device may occur.

Note 3: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 4: Human body model, 100pF discharged through a $1.5k\Omega$ resistor.

Note 5: Typical specifications are specified at +25°C and represent the most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50Ω).

Note 8: All voltages are measured with respect to the ground pin, unless otherwise specified.


Note 9: The given θ_{JA} and θ_{JC} are for an LM4856 mounted on a demonstration board with a 4in² area of 1oz printed circuit board copper ground plane.

Note 10: Please refer to the Output Noise vs Output Mode table in the Typical Performance Characteristics section for more details.


Note 11: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


External Components Description Components Functional Description 1. C_{IN} This is the input coupling capacitor. It blocks the DC voltage and couples the input signal to the amplifier's input terminals. C_{IN} also creates a highpass filter with the internal resistor R_i (Input Impedance) at $f_c = 1/(2\pi R_i C_{IN})$. 2. C_S This is the supply bypass capacitor. It filters the supply voltage applied to the V_{DD} pin and helps maintain the LM4856's PSRR. 3. C_B This is the BYPASS pin capacitor. It filters the V_{DD} / 2 voltage and helps maintain the LM4856's PSRR.

Typical Performance Characteristics



200607F0





200607G6



Typical Performance Characteristics (Continued) **THD+N vs Frequency THD+N vs Frequency** 2 2 $V_{DD} = 5V$ = 5V V_{DD} R_{OUT}, L_{OUT} R_{OUT}, L_{OUT} 1 1 $R_{L} = 32\Omega$ $P_{O} = 15 \text{ mW}$ $R_{L} = 32\Omega$ $P_{O} = 15 \text{ mW}$ 0.5 0.5 MODE 4,5 MODE 6,7 THD + N (%) 12 dB GAIN THD + N (%) FULL GAIN 0.2 0.2 0.1 0.1 0.05 0.05 HH +++ 0.02 0.02 0.01 0.01 50 100 200 500 1k 2k 50 100 200 500 1k 2k 5k 10k 20k 20 5k 10k 20k 20 FREQUENCY (Hz) FREQUENCY (Hz) 200607G7 200607G8 **THD+N vs Frequency THD+N vs Frequency** 2 2 $V_{DD} = \overline{3V}$ = 3V V_{DD} SPKR OUT R_{OUT}, L_{OUT} 1 1 $R_L = 8 \Omega$ $R_{L} = 32\Omega$ $P_{O} = 10 \text{ mW}$ $P_0^- = 250 \, \text{mW}$ 0.5 0.5 MODE 1, 3, 5, 7 MODE 2,3 THD + N (%) THD + N (%) 6 dB GAÍN 0.2 0.2 0.1 0.1 0.05 0.05 0.02 0.02 0.01 0.01 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 200607B5 200607G9 **THD+N vs Frequency THD+N vs Frequency** 2 2 $V_{DD} = 3V$ $V_{DD} = 3V$ R_{OUT}, L_{OUT} R_{OUT}, L_{OUT} 1 1 $R_{L} = 32\Omega$ $P_{O} = 10 \text{ mW}$ $R_L = 32\Omega$ $P_0 = 10 \text{ mW}$ 0.5 0.5 MODE 4,5 MODE 6,7 THD + N (%) 12 dB GAIN THD + N (%) FULL GÁIN 0.2 0.2 0.1 0.1 0.05 0.05 0.02 0.02 0.01 0.01 50 100 200 500 1k 2k 50 100 200 500 1k 2k 20 5k 10k 20k 20 5k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 200607H0 200607H1

2

200607E3

50m 100m


200607H2

50m 100m

200607H3


Typical Performance Characteristics (Continued) THD+N vs Output Power **THD+N vs Output Power** LM4856LQ LM4856LQ 10 10 $V_{DD} = 5V$ $V_{DD} = 3V$ 5 $\begin{array}{l} \text{SPKR OUT} \\ \text{R}_{\text{L}} = 4\,\Omega \end{array}$ 5 $\begin{array}{l} \text{SPKR OUT} \\ \text{R}_{\text{L}} = 4\,\Omega \end{array}$ 2 f = 1 kHz 2 = 1 kHz 1 1 THD + N (%) THD + N (%) 0.5 0.5 Ħ 0.2 0.2 0.1 0.1 ĦĨ 0.05 0.05 0.02 0.02 0.01 0.01 10m 20m 50m 100m 200m 500m 1 10m 20m 50m100m 200m 500m 1 2 OUTPUT POWER (W) OUTPUT POWER (W) 200607E2 **THD+N vs Output Power THD+N vs Output Power** 10 10 $V_{DD} = 5V$ $V_{DD} = 5V$ 5 5 SPKR OUT R_{OUT}, L_{OUT} $R_L = 8 \Omega$ Ħ $R_{L} = 32\Omega$ 2 2 $f = 1 \, kHz$ $f = 1 \, \text{kHz}$ MODE 6,7 1 1 THD + N (%) THD + N (%) 0.5 0.5 0.2 0.2 0.1 0.1 0.05 0.05 0.02 0.02 0.01 0.01 10m 20m 50m 100m 200m 500m 1 2 1m 2m 5m 10m 20m OUTPUT POWER (W) OUTPUT POWER (W) 200607B9 THD+N vs Output Power THD+N vs Output Power 10 10 $V_{DD} = 3V$ $V_{DD} = 3V$ 5 5 SPKR OUT R_{OUT}, L_{OUT} R = 8Ω $R_L = 32\Omega$ 2 f = 1 kHz 2 $f = 1 \, \text{kHz}$ MODE 6,7 1 1 FULL GAIN THD + N (%) THD + N (%) 0.5 0.5 Т 0.2 0.2 0.1 0.1 Ħ 0.05 0.05 П 0.02 0.02 0.01 0.01 10m 20m 50m 100m 200m 500m 1 2 1m 2m 5m 10m 20m OUTPUT POWER (W) OUTPUT POWER (W) 200607C1







Typical Performance Characteristics (Continued)


Output Power vs Supply Voltage




Output Power vs Load Resistance












Output Power vs Load Resistance



Power Dissipation vs Output Power







Typical Performance Characteristics (Continued)

Output Noise vs Output Mode (V_{DD} = 3V, 5V)

Output Mode	SPKROUT	LOUT/ROUT
	Output Noise	Output Noise
	(μV)	(μV)
1	29	X
2	Х	14 (G1 = 0dB)
		18 (G1 = 6dB)
3	29	14 (G1 = 0dB)
		18 (G1 = 6dB)
4	Х	17 (G2 = 0dB)
		43 (G2 = 12dB)
5	29	17(G2 = 0dB)
		43 (G2 = 12dB)
6	Х	22 (G2 = 0dB)
		30 (G1 = 0dB)
		47 (G1 = 6dB)
7	29	22 (G2 = 0dB)
		30 (G1 = 0dB)
		47 (G1 = 6dB)

G1 = gain from P_{HS} to LOUT/ROUT G2 = gain from LIN/RIN to LOUT/ROUT A - weighted filter used

Application Information

I²C PIN DESCRIPTION

SDA: This is the serial data input pin.

SCL: This is the clock input pin.

ADR: This is the address select input pin.

I²C INTERFACE

The LM4856 uses a serial bus, which conforms to the I²C protocol, to control the chip's functions with two wires: clock and data. The clock line is uni-directional. The data line is bi-directional (open-collector) with a pullup resistor (typically 10k Ω). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4856.

The I²C address for the LM4856 is determined using the ADR pin. The LM4856's two possible I²C chip addresses are of the form 110110X₁0 (binary), where the X₁ = 0, if ADR is logic low; and X₁ = 1, if ADR is logic high. If the I²C interface is used to address a number of chips in a system and the LM4856's chip address can be changed to avoid address conflicts.

The timing diagram for the I^2C is shown in *Figure 2*. The data is latched in on the stable high level of the clock and the data line should be held high when not in use. The timing diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I^2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the clock level is high.


After the last bit of the address is sent, the master checks for the LM4856's acknowledge. The master releases the data line high (through a pullup resistor). Then the master sends a clock pulse. If the LM4856 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not low, then the master should send a "stop" signal (discussed later) and abort the transfer.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must generate another acknowledge to see if the LM4856 received the data.

If the master has more data bytes to send to the LM4856, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high.



Application Information (Continued)

TABLE 1. Data Register									
		DATA							
BIT	D7	D7 D6 D5 D4 D3 D2 D1 D0							
Function	Volume Control Output Mode Control							ntrol	
Name	V4	V3	V2	V1	V0	M2	M1	MO	
Default	0	0	0	0	0	0	0	0	

TABLE 2. Output Mode Selection

M2	M1	M0	Handsfree Speaker Output	Right Headphone Output	Left Headphone Output	Output Mode Number
0	0	0	SD	SD	SD	0
0	0	1	12dB x P _{IHF}	MUTE	MUTE	1
0	1	0	MUTE	G1 x P _{HS}	G1 x P _{HS}	2
0	1	1	12dB x P _{IHF}	G1 x P _{HS}	G1 x P _{HS}	3
1	0	0	MUTE	G2 x R	G2 x L	4
1	0	1	12dB x P _{IHF}	G2 x R	G2 x L	5
1	1	0	MUTE	(G1 x P _{HS}) + (G2 x R)	(G1 x P _{HS}) + (G2 x L)	6
1	1	1	12dB x P _{IHF}	(G1 x P _{HS}) + (G2 x R)	(G1 x P _{HS}) + (G2 x L)	7

P_{IHF} = External High Pass Phone_In_IHF

 $\begin{array}{l} \mathsf{P}_{\mathsf{IHF}} = \mathsf{External High Pass Phone_In_IHF} \\ \mathsf{P}_{\mathsf{HS}} = \mathsf{Non Filtered Phone_In_HS} \\ \mathsf{R} = \mathsf{R}_{\mathsf{IN}} \\ \mathsf{L} = \mathsf{L}_{\mathsf{IN}} \\ \mathsf{SD} = \mathsf{Shutdown} \\ \mathsf{MUTE} = \mathsf{Mute Mode} \\ \mathsf{G1} = \mathsf{gain from P}_{\mathsf{HS}} \mathsf{to L}_{\mathsf{OUT}} \mathsf{and R}_{\mathsf{OUT}} \\ \mathsf{G2} = \mathsf{gain from L}_{\mathsf{IN}} \mathsf{and R}_{\mathsf{IN}} \mathsf{to L}_{\mathsf{OUT}} \mathsf{and R}_{\mathsf{OUT}} \\ \mathsf{G1} = \mathsf{G2} + \mathsf{6dB} \end{array}$

Application Information (Continued)

TABLE 3. Volume Control								
					Gain	(dB)		
					G2	G1		
V4	V3	V2	V1	V0	R _{IN} , L _{IN} to	P _{HS} to		
					R _{OUT} , L _{OUT}	R _{OUT} , L _{OUT}		
0	0	0	0	0	-34.5	-40.5		
0	0	0	0	1	-33.0	-39.0		
0	0	0	1	0	-31.5	-37.5		
0	0	0	1	1	-30.0	-36.0		
0	0	1	0	0	-28.5	-34.5		
0	0	1	0	1	-27.0	-33.0		
0	0	1	1	0	-25.5	-31.5		
0	0	1	1	1	-24.0	-30.0		
0	1	0	0	0	-22.5	-28.5		
0	1	0	0	1	-21.0	-27.0		
0	1	0	1	0	-19.5	-25.5		
0	1	0	1	1	-18.0	-24.0		
0	1	1	0	0	-16.5	-22.5		
0	1	1	0	1	-15.0	-21.0		
0	1	1	1	0	-13.5	-19.5		
0	1	1	1	1	-12.0	-18.0		
1	0	0	0	0	-10.5	-16.5		
1	0	0	0	1	-9.0	-15.0		
1	0	0	1	0	-7.5	-13.5		
1	0	0	1	1	-6.0	-12.0		
1	0	1	0	0	-4.5	-10.5		
1	0	1	0	1	-3.0	-9.0		
1	0	1	1	0	-1.5	-7.5		
1	0	1	1	1	0.0	-6.0		
1	1	0	0	0	1.5	-4.5		
1	1	0	0	1	3.0	-3.0		
1	1	0	1	0	4.5	-1.5		
1	1	0	1	1	6.0	0.0		
1	1	1	0	0	7.5	1.5		
1	1	1	0	1	9.0	3.0		
1	1	1	1	0	10.5	4.5		
1	1	1	1	1	12.0	6.0		
I	1	•	1	1	12.0	0.0		

TABLE 3. Volume Control

EXPOSED-DAP MOUNTING CONSIDERATIONS

The LM4856's exposed-DAP (die attach paddle) package (LD) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.1W dissipation in a 8 Ω load at \leq 1% THD+N. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4856's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The LD package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally,

connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with 6 (3 X 2) (LD) vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal 2.5in^2 (min) area is necessary for 5V operation with a 4 Ω load. Heatsink areas

Application Information (Continued)

not placed on the same PCB layer as the LM4856 should be $5in^2$ (min) for the same supply voltage and load resistance. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. In all circumstances and under all conditions, the junction temperature must be held below 150°C to prevent activating the LM4856's thermal shutdown protection. Further detailed and specific information concerning PCB layout and fabrication and mounting an LD (LLP) is found in National Semiconductor's AN1187.

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3 Ω AND 4Ω LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by a 4Ω load from 1.7W to 1.6W. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

BRIDGE CONFIGURATION EXPLANATION

As shown in *Figure 1*, the LM4856 consists of three pairs of output amplifier blocks (A4-A6). Amplifier block A6 consists of a bridged-tied amplifier pair that drives SPKROUT. The LM4856 drives a load, such as a speaker, connected between outputs, SPKROUT+ and SPKROUT-. In the amplifier block A6, the output of the amplifier that drives SPKROUT-serves as the input to the unity gain inverting amplifier that drives SPKROUT+.

This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between SPKROUT- and SPKROUT+ and driven differentially (commonly referred to as 'bridge mode'). This results in a differential or BTL gain of:

$$A_{VD} = 2(R_f / R_i) = 2$$
 (1)

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing SPKROUT- and SPKROUT+ outputs at half-supply. This eliminates the coupling capacitor that single supply, singleended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM4856 has a pair of bridged-tied amplifiers driving a handsfree speaker, SPKROUT. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation (2), assuming a 5V power supply and an 8 Ω load, the maximum SPKROUT power dissipation is 634mW.

$$P_{DMAX-SPKROUT} = 4(V_{DD})^2 / (2\pi^2 R_L): Bridge Mode (2)$$

The LM4856 also has a pair of single-ended amplifiers driving stereo headphones, ROUT and LOUT. The maximum internal power dissipation for ROUT and LOUT is given by equation (3) and (4). From Equations (3) and (4), assuming a 5V power supply and a 32Ω load, the maximum power dissipation for LOUT and ROUT is 40mW, or 80mW total.

$$P_{DMAX-LOUT} = (V_{DD})^2 / (2\pi^2 R_L)$$
: Single-ended Mode (3)

$$P_{DMAX-ROUT} = (V_{DD})^2 / (2\pi^2 R_L)$$
: Single-ended Mode (4)

The maximum internal power dissipation of the LM4856 occurs when all 3 amplifiers pairs are simultaneously on; and is given by Equation (5).

$$P_{DMAX-TOTAL} = P_{DMAX-SPKROUT} + P_{DMAX-LOUT} + P_{DMAX-ROUT}$$
(5)

The maximum power dissipation point given by Equation (5) must not exceed the power dissipation given by Equation (6):

$$\mathsf{P}_{\mathsf{DMAX}}' = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{JA}}$$
(6)

The LM4856's $T_{JMAX} = 150^{\circ}$ C. In the ITL package, the LM4856's θ_{JA} is 48°C/W. In the LD package soldered to a DAP pad that expands to a copper area of 2.5in² on a PCB, the LM4856's θ_{JA} is 42°C/W. At any given ambient temperature T_A , use Equation (6) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (6) and substituting $P_{DMAX-TOTAL}$ for P_{DMAX} ' results in Equation (7). This equation gives the maximum ambient

Application Information (Continued)

temperature that still allows maximum stereo power dissipation without violating the LM4856's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$
(7)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 104°C for the IBL package.

$$T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_A$$
(8)

Equation (8) gives the maximum junction temperature T_{J} -MAX. If the result violates the LM4856's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (5) is greater than that of Equation (6), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce $\theta_{\text{JA}}.$ The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-toambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4856's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4856's power supply pin and ground as short as possible. Connecting a 1µF capacitor, C_B, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_B, depends on desired PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in *Figure 3*). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

The internal input resistor (R_i) and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation (9).


$$f_{c} = 1 / (2\pi R_{i}C_{i})$$
 (9)

As an example when using a speaker with a low frequency limit of 150Hz, C_i, using Equation (9) is 0.063μ F. The 0.22μ F C_i shown in *Figure 1* allows the LM4856 to drive high efficiency, full range speaker whose response extends below 40Hz.


Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_B , the capacitor connected to the BYPASS pin. Since C_B determines how fast the LM4856 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4856's outputs ramp to their quiescent DC voltage (nominally $V_{DD}/2$), the smaller the turn-on pop. Choosing C_B equal to 1.0µF along with a small value of C_i (in the range of 0.1µF to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. C_B 's value should be in the range of 5 times to 7 times the value of C_i . This ensures that output transients are eliminated when power is first applied or the LM4856 resumes operation after shutdown.


Demonstration ITL/LQ Board Layout




Recommended ITL PC Board Layout:



Recommended ITL PC Board Layout: Middle 1 Layer



Recommended ITL PC Board Layout: Top Layer



Recommended ITL PC Board Layout: Middle 2 Layer

Demonstration ITL/LQ Board Layout (Continued) National Boomer Semiconductor LM4856LQ 522 J2: no extV J2: extVdd ^{1d}.J2 00 0 J1: ADR = 1 J1: ADR = 0 J^{*} 0 SPKR OUT+ • SPKR OUT-00 00 $(\)$ ● Vdd ● GND יחר ٦Г பபப C 00 Cin3 Cin2 Cin1 Co2 00 \mathbf{O} GND PHS $\bullet \bullet$ 200607F6 Recommended ITL PC Board Layout: Recommended LQ PC Board Layout: **Top Overlay Layer Bottom Layer** R 000 200607G4 Recommended LQ PC Board Layout: Recommended LQ PC Board Layout: Top Layer Middle 1 Layer

GND PН

GNI

οι

OU.


GND

200607G5


200607G2

www.national.com


Demonstration ITL/LQ Board Layout (Continued)




Recommended LQ PC Board Layout: Middle 2 Layer



Recommended LQ PC Board Layout: Bottom Layer





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications