






HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM



Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 15/20/25/35/55ns (max.)
 - Industrial: 20/25/35/55ns (max.)
- Low-power operation
 - IDT70V06S
 - Active: 400mW (typ.) Standby: 3.3mW (typ.)
 - IDT70V06L Active: 380mW (typ.) Standby: 660mW (typ.)
- IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

- M/S = VIH for BUSY output flag on Master
 M/S = VIL for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds



MARCH 2000

Description


The IDT70V06 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port Static RAM or as a combination MASTER/SLAVE Dual-Port Static RAM for 16-bit-or-more word systems. Using the IDT MASTER/ SLAVE Dual-Port Static RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 400mW of power.

The IDT70V06 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin quad flatpack (TQFP).



Pin Configurations^(1,2,3)

Pin Configurations^(1,2,3) (con't.)

11		51 A5L	50 A4L	48 A2L	46 AoL	44 BUSYL	42 M/S	40 ĪNTR	38 A1R	36 A3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 ĪNTL	43 GND	41 BUSYR	39 Aor	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L								32 A7R	33 A6R
08	57 A11L	56 A10L								30 A9R	31 A8R
07	59 VCC	58 A12L			I		28 A11R	29 A10R			
06	61 N/C	60 A13L		G68-1 ⁽⁴⁾ 68-Pin PGA Top View ⁽⁵⁾							27 A12R
05	63 SEML	62 CEL				24 N/C	25 A13R				
04	65 ŌĒL	64 R/WL								22 SEMR	23 CER
03	67 I/Ool	66 N/C								20 ŌEr	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 I/O4R	18 I/O7R	19 N/C
01	* •	2 I/O3L	4 I/O5L	6 I/O6L	8 VCC	10 I/O0R	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDE	A X	В	С	D	E	F	G	Н	J	ĸ	L 2942 drw 04

NOTES:

All Vcc pins must be connected to power supply.
 All ODD pins must be connected to ground supply.
 Package body is approximately 1.18 in x 1.18 in x .16 in.
 This package code is used to reference the package diagram.
 This text does not indicate orientation of the actual part marking.

Pin Names

Left Port	Right Port	Names		
CEL	ĒĒ	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒr	Output Enable		
Aol - A13l	A0R - A13R	Address		
VOOL - VO7L	I/Oor - I/O7r	Data Input/Output		
SEML	SEM R	Semaphore Enable		
ĪNTL	ĪNTr	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
	M/S	Master or Slave Select		
1	/cc	Power		
(GND	Ground		

2942 tbl 01

Industrial and Commercial Temperature Ranges

2942 tbl 02

2942 tbl 03

Truth Table I: Non-Contention Read/Write Control

	Inpu	uts ⁽¹⁾		Outputs	
Ē	r/W	ŌĒ	SEM	I/O0-7	Mode
Н	Х	Х	Н	High-Z	Deselected: Power-Down
L	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
Х	Х	Н	Х	High-Z	Outputs Disabled

NOTE:

1. AOL — A13L \neq AOR — A13R

Truth Table II: Semaphore Read/Write Control⁽¹⁾

	Inp	uts		Outputs				
Ē	R/W	ŌĒ	SEM	I/O0-7	Mode			
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag			
Н	\uparrow	Х	L	DATAN	Write I/Oo into Semaphore Flag			
L	Х	Х	L	-	Not Allowed			

NOTE:

1. There are eight semaphore flags written to via I/Oo and read from I/Oo - I/O7. These eight semaphores are addressed by Ao - A2.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Ιουτ	DC Output Current	50	mA
NOTES			2942 tbl 04

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.3V.

Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	ViN = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. This parameter is determined by device characterization but is not production tested.

3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V
			20.42 the 05

NOTE:

1. This is the parameter TA.

2942 tbl 05

2942 tbl 06

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	۷
GND	Ground	0	0	0	۷
V⊪	Input High Voltage	2.0	_	Vcc+0.3 ⁽²⁾	۷
Vil	Input Low Voltage	-0.5 ⁽¹⁾		0.8	۷

NOTES:

2942 tbl 07

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc +0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

			70V06S		70V		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
11	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, VIN = 0V to Vcc	-	10	1	5	μA
llo	Output Leakage Current	Vout = 0V to Vcc	_	10	ł	5	μA
Vol	Output Low Voltage	Iol = +4mA	-	0.4	1	0.4	V
Vон	Output High Voltage	Ioh = -4mA	2.4	_	2.4		V

NOTE:

1. At Vcc \leq 2.0V input leakages are undefined.

2942 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($Vcc = 3.3V \pm 0.3V$)

					70V06X15 Com'l Only		70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		
Symbol	Parameter	Test Condition	Versio	n	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	<u>CE</u> = VIL, Outputs Open SEM = VIH f = fMax ⁽³⁾	COM'L	S L	150 140	215 185	140 130	200 175	130 125	190 165	mA
	(Buill Pulls Active)	T = IMAX*'	IND	S L			140 130	225 195	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mA	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$ \overline{\underline{CE}_R} = \overline{\underline{CE}_L} = V_{IH} $ $ \overline{SEMR} = \overline{SEML} = V_{IH} $ $ f = f_{MA} x^{(3)} $	COM'L	S L	25 20	35 30	20 15	30 25			mA
		T = IMAX*'	IND	S L		_	20 15	45 40	5 16 45 13 40 0 75 110	mA	
ISB2	Standby Current (One Port - TTL Level Inputs)	ĒL or ĒĒR = V⊪ Active Port Outputs Open, f=fmax ⁽³⁾	COM'L	S L	85 80	120 110	80 75	110 100			mA
		I=IMAX*'	IND	S L		_	80 75	130 115	Com'l & Ind Typ. ⁽⁹⁾ Max. 130 190 125 165 130 210 125 180 16 30 13 25 16 30 16 45 13 40 75 110 75 125 75 125 75 125 1.0 5 0.2 5 1.0 15 75 105	mA	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VCC - 0.2V$,	COM'L	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5			mA
	Civilo 3 Level Inpuls)	$ \begin{array}{l} \text{Vin} \geq V\text{cc} - 0.2V \text{ or} \\ \underline{\text{Vin}} \leq 0.2\underline{V}, f = 0^{(4)} \\ \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2V \end{array} $	IND	S L		_	1.0 0.2	15 5	& Ind Typ. (%) Max. 130 190 125 165 130 210 125 180 16 30 16 45 13 40 75 110 75 2.5 1.0 5 0.2 5.5 1.0 15 75 105 75 105 75 120	mA	
ISB4	Full Standby Current (One Port - One Port $\overline{CE}L$ or $\overline{CER} > Vcc - 0.2V$	<u>One</u> Port CE∟or <u>CER ></u> Vcc - 0.2V SEMR = SEM∟ > Vcc - 0.2V	COM'L	S L	85 80	125 105	80 75	115 100			mA
	CMOS Level Inputs)	SLIVIE = SLIVIE \downarrow VCL - 0.2V VIN \geq VCC - 0.2V OVIN \leq 0.2V Active Port Outputs Open, $f = f_{MAX}^{(3)}$	IND	S L			80 75	130 115			mA

								29	42 tbl 09a
					Co	70V06X35 Com'l & Ind		70V06X55 Com'l & Ind	
Symbol	Parameter	Test Condition	Versi	on	Тур. ⁽²⁾	Мах.	Тур. ⁽²⁾	Мах.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	<u>CE</u> = VIL, Outputs Open SEM = VIH f = fmax ⁽³⁾	COM'L	S L	120 115	180 155	120 115	180 155	mA
		T = IMAX''	IND	S L	120 115	200 170	120 115	200 170	mA
 SB1	Standby Current (Both Ports - TTL Level Inputs)	$ \overline{\underline{CE}}_{R} = \overline{CE}_{L} = VH SEMR = SEML = VH f = fmax(3) $	COM'L	S L	13 11	25 20	13 11	25 20	mA
	Level inpuis)	1 = IMAX"	IND	S L	13 11	40 35	13 11	40 35	mA
ISB2	Standby Current (One Port - TTL	CEL or CER = V⊪ Active Port Outputs Open,	COM'L	S L	70 65	100 90	70 65	100 90	mA
	Level Inputs)	f=fMAX ⁽³⁾	IND	S L	70 65	35 11 35 100 70 100 90 65 90 120 70 120	mA		
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge Vcc - 0.2V$,	COM'L	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
	CMOS Level Inputs)	$ \begin{array}{l} \forall \mathbb{N} \geq \overline{V} cc \ - \ 0.2 V \ or \\ \overline{V} \mathbb{N} \leq 0.2 V, \ f = 0^{(4)} \\ \overline{SEM} \mathbb{R} = \overline{SEM} \geq V cc \ - \ 0.2 V \end{array} $	IND	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port -	One Port \overline{CEL} or $\overline{CER} \ge Vcc - 0.2V$	COM'L	S L	65 60	100 85	65 60	100 85	mA
	CMOS Level Inputs)	$ \begin{split} &\overline{SEMR} = \overline{SEML} \geq Vcc - 0.2V \\ &\overline{VN} \geq Vcc - 0.2V \text{ or } VN \leq 0.2V \\ &Active Port Outputs Open, \\ &f = fMAX^{(3)} \end{split} $	IND	S L	65 60	115 100	65 60	115 100	mA

2942 tbl 09b


NOTES:

1. 'X' in part number indicates power rating (S or L)

2. VCC = 3.3, TA = +25°C.

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.







Figure 1. AC Output Test Load

Figure 2. Output Test Load (For tLz, tHz, twz, tow) *Including scope and jig.

Timing of Power-Up Power-Down



AC Electrical Characteristics Over the

Operating Temperature and Supply Voltage Range⁽⁴⁾

			06X15 I Only	Co)6X20 m'l Ind	Co	70V06X25 Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	15		20		25		ns
taa	Address Access Time	-	15		20	-	25	ns
tace	Chip Enable Access Time ⁽³⁾	—	15		20	-	25	ns
taoe	Output Enable Access Time ⁽³⁾	—	10		12		13	ns
tон	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1,2)	3		3		3		ns
tHZ	Output High-Z Time ^(1,2)	_	10		12		15	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0		0	_	0		ns
tPD	Chip Disable to Power Down Time ^(1,2)		15		20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		10		10		ns
tsaa	Semaphore Address Access ⁽³⁾		15		20		25	ns

2942 tbl 11 a

		70V06X35 Com'l & Ind		70V0 Co &		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
tRC	Read Cycle Time	35	_	55		ns
taa	Address Access Time		35		55	ns
T ACE	Chip Enable Access Time ⁽³⁾		35		55	ns
t AOE	Output Enable Access Time ⁽³⁾		20		30	ns
toн	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3		ns
tHZ	Output High-Z Time ^(1,2)		15		25	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0	_	0		ns
tPD	Chip Disable to Power Down Time ^(1,2)		35	-	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15		ns
tsaa	Semaphore Address Access ⁽³⁾		35	-	55	ns

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed but not tested. 3. To access SRAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$.

4. 'X' in part number indicates power rating (S or L).

2942 tbl 11b

Waveform of Read Cycles⁽⁵⁾



NOTES:

- Timing depends on which signal is asserted las OE or CE.
 Timing depends on which signal is de-asserted first CE or OE.
- 3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD. 4.

 $\overline{\text{SEM}} = \text{VIH}.$ 5.

2942 tbl 12b

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

			70V06X15 Com'l Only		6X20 m'l Ind	70V06X25 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min. Max.		Unit	
WRITE CYCL	E			-					
twc	Write Cycle Time	15	_	20	_	25		ns	
tew	Chip Enable to End-of-Write ⁽³⁾	12	—	15	_	20		ns	
taw	Address Valid to End-of-Write	12	—	15		20		ns	
tas	Address Set-up Time ⁽³⁾	0		0	_	0	_	ns	
twp	Write Pulse Width	12	—	15	_	20		ns	
twr	Write Recovery Time	0	_	0	_	0	_	ns	
tDW	Data Valid to End-of-Write	10	_	15	_	15	_	ns	
tHZ	Output High-Z Time ^(1,2)		10		12	_	15	ns	
tdн	Data Hold Time ⁽⁴⁾	0		0	-	0		ns	
twz	Write Enable to Output in High-Z ^(1,2)		10		12	_	15	ns	
tow	Output Active from End-of-Write ^(1,2,4)	0	—	0	-	0	_	ns	
tswrd	SEM Flag Write to Read Time	5	—	5	_	5	_	ns	
tsps	SEM Flag Contention Window	5		5	_	5		ns	
			•	•	•	•		2942 tbl 12a	
			Com'l Co			6X55 m'l Ind			

		Co	m'l Ind	Com'l & Ind		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
WRITE CYCLI	Ξ					
twc	Write Cycle Time	35	_	55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	30	—	45	_	ns
taw	Address Valid to End-of-Write	30	—	45	_	ns
tas	Address Set-up Time ⁽³⁾	0	—	0	_	ns
twp	Write Pulse Width	25	_	40	_	ns
twr	Write Recovery Time	0	-	0	-	ns
tdw	Data Valid to End-of-Write	15	_	30	_	ns
tнz	Output High-Z Time ^(1,2)	_	15	-	25	ns
tdн	Data Hold Time ⁽⁴⁾	0	-	0	-	ns
twz	Write Enable to Output in High-Z ^(1,2)		15	—	25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0		0		ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	ns
tsps	SEM Flag Contention Window	5		5	_	ns

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).


2. This parameter is guaranteed but not tested.

3. To access SRAM, $\overline{CE} = VIL$, $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. Either condition must be valid for the entire tew time.


4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

5. 'X' in part number indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/\overline{W} Controlled Timing^(1,3,5,8)



Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,3,5,8)




NOTES:

- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} , or R/\overline{W} .
- 7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or R/\overline{W} .
- 8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access SRAM, CE = VIL and SEM = VIH. To access Semaphore, CE = VIH and SEM = VIL tew must be met for either condition.

Industrial and Commercial Temperature Ranges


Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾



NOTES:

2. "DATAOUT VALID" represents all I/O's (I/O0 - I/O7) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



NOTES:

- 1. Dor = DoL = VIL, $\overline{CE}R = \overline{CE}L = VIH$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/W Ar or SEM Ar going HIGH to R/W Br or SEM Br going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

^{1.} $\overline{CE} = V_{IH}$ for the duration of the above timing (both write and read cycle).

45

65

ns 2942 tbl 13b

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

			70V06X15 Com'l Ony		70V06X20 Com'l & Ind		06X25 om'l Ind		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Мах.	Unit	
BUSY TIMING	G (M/S = Vін)								
tbaa	BUSY Access Time from Address Match		15	_	20	—	20	ns	
tbda	BUSY Disable Time from Address Not Matched		15		20	_	20	ns	
t BAC	BUSY Access Time from Chip Enable LOW		15		20	—	20	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH		15		17	—	17	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	—	5	—	ns	
tbdd	BUSY Disable to Valid Data ⁽³⁾		18		30	—	30	ns	
twн	Write Hold After BUSY ⁽⁵⁾	12		15		17		ns	
BUSY TIMING	$G(M/\overline{S} = V_{IL})$	•							
twв	BUSY Input to Write ⁽⁴⁾	0		0	—	0		ns	
twн	Write Hold After BUSY ⁽⁵⁾	12		15		17		ns	
PORT-TO-PO	RT DELAY TIMING								
twdd	Write Pulse to Data Delay ⁽¹⁾		30		45	—	50	ns	
todd	Write Data Valid to Read Data Delay ⁽¹⁾		25		35		35	ns	
								2942 tbl 13	
				70V06X35 Com'l & Ind		70V06X55 Com'l & Ind			
Symbol	Parameter			Min. Max.		Min. Max.		Unit	
	G (M/S = VIH)								
tbaa	BUSY Access Time from Address Match				20		45	ns	
tbda	BUSY Disable Time from Address Not Matched				20		40	ns	
t BAC	BUSY Access Time from Chip Enable LOW				20	—	40	ns	
t BDC	BUSY Disable Time from Chip Enable HIGH				20		35	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾			5		5		ns	
tBDD	BUSY Disable to Valid Data ⁽³⁾				35		40	ns	
twн	Write Hold After BUST ⁽⁵⁾	25		25		ns			
BUSY TIMING				1	I	I		<u> </u>	
twB	BUSY Input to Write ⁽⁴⁾				_	0		ns	
twн	Write Hold After BUST ⁽⁵⁾		25	—	25		ns		
PORT-TO-POI	RT DELAY TIMING			1				<u> </u>	
twdd	Write Pulse to Data Delay ⁽¹⁾				60	_	80	ns	

NOTES:

tddd

Write Data Valid to Read Data Delay⁽¹⁾

^{1.} Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = VIH) or "Timing Waveform of Write With Port-To-Port Delay (M/S=VIL)".

^{2.} To ensure that the earlier of the two ports wins.


^{3.} tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual) or tDDD - tDw (actual).

^{4.} To ensure that the write cycle is inhibited during contention.

^{5.} To ensure that a write cycle is completed after contention.

^{6. &}quot;X" is part numbers indicates power rating (S or L).

Timing Waveform of Write with Port-To-Port Read and $\overline{\text{BUSY}}^{(2,4,5)}$ (M/S = Vін)




NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = VIL$ (SLAVE).

2. $\overline{CE}L = \overline{CE}R = VIL$

3. $\overline{OE} = V_{IL}$ for the reading port. 4. If M/S = V_{IL}(slave) then BUSY is input. Then for this example $\overline{BUSY}^*A^* = V_{IH}$ and \overline{BUSY}^*B^* input is shown above.


5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".




NOTES:

- 1. tw
 H must be met for both BUSY input (slave) output master.
- 2. BUSY is asserted on Port "B" Blocking R/W-B", until BUSY B" goes HIGH.
- 3. twb is only for the slave version.

Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing⁽¹⁾ (M/ $\overline{\text{S}}$ = VIH)



Waveform of $\overline{\text{BUSY}}$ Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ (M/S = VIH)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

2942 tbl 14 a

2942 tbl 14b

AC Electrical Characteristics Over the

Operating Temperature and Supply Voltage Range⁽¹⁾


			6X15 I Only	70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
INTERRUPT 1	INTERRUPT TIMING							
tas	Address Set-up Time	0		0		0		ns
twr	Write Recovery Time	0		0		0		ns
tiNS	Interrupt Set Time		15		20	-	20	ns
tinr	Interrupt Reset Time	_	15		20		20	ns

		Co)6X35 m'l Ind	70V06X55 Com'l & Ind		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
INTERRUPT 1	INTERRUPT TIMING					
tas	Address Set-up Time	0	_	0		ns
twr	Write Recovery Time	0	_	0		ns
tins	Interrupt Set Time		25		40	ns
tinr	Interrupt Reset Time		25		40	ns

NOTE:

1. 'X' in part number indicates power rating (S or L).

Waveform of Interrupt Timing⁽¹⁾



NOTES:


1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. See Interrupt Truth Table III.

Timing depends on which enable signal (CE or R/W) is asserted last.
 Timing depends on which enable signal (CE or R/W) is de-asserted first.

2942 tbl 15

Waveform of Interrupt Timing⁽¹⁾ (con't.)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. See Interrupt Truth Table III.

3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.

Truth Table III — Interrupt Flag⁽¹⁾

Left Port					Right Port					
R/₩L	Ē	ŌĒ∟	A13L-A0L	ĪNT∟	R/Wr	ĈĒr	OE R	A13R-A0R	ĪNTr	Function
L	L	Х	3FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FFE	Х	Set Left INT∟ Flag
Х	L	L	3FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INT∟ Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$.

2. If $\overline{\text{BUSY}}_{L} = V_{IL}$, then no change.

3. If $\overline{\text{BUSY}}_{R} = \text{VIL}$, then no change.

Truth Table IV — Address BUSY Arbitration

	In	puts	Out	puts	
ĒĒ∟	ĊĒr	A13L-A0L A13R-A0R	BUSY L ⁽¹⁾	BUSY R ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2942 tbl 16

1. Pins BUSYL and BUSYL and BUSYL are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYX outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.

2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2942 tbl 17

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V06.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo - I/O7). These eight semaphores are addressed by Ao -A2.

3. $\overline{CE} = V_{IH}, \overline{SEM} = V_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V06 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = VIH$). When a port is enabled, access to the entire memory array is permitted. (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 3FFE

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also

Industrial and Commercial Temperature Ranges




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 SRAMs.

allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V06 SRAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the SRAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V06 RAM the \overline{BUSY} pin is an output if the part is used as a master (M/S pin = VIH), and the \overline{BUSY} pin is an input if the part used as a slave (M/S pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for part of the other word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long

enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V06 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic powerdown feature controlled by \overline{CE} , the Dual-Port SRAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where \overline{CE} and \overline{SEM} are both HIGH.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags

to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag. or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it assumes control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and $\overline{R/W}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and

Industrial and Commercial Temperature Ranges

output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port SRAM. Say the 16K x 8 SRAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left orright port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port SRAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.


Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port SRAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.


Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



Industrial and Commercial Temperature Ranges

Ordering Information



Datasheet Document History

3/10/99:	Initiated datasheet document history Converted to new format Cosmetic and typographical corrections
	Page 2 and 3 Added additional notes to pin configurations
6/9/99:	Changed drawing format
11/10/99:	Replaced IDT logo
3/10/00:	Added 15 & 20ns speed grades
	Upgraded DC parameters
	Added Industrial Temperature information
	Changed ±200mV to 0mV



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6166 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.