

LOW POWER 2V CMOS SRAM 1 MEG (64K x 16-BIT)

ADVANCE INFORMATION IDT71T016

FEATURES:

• 64K x 16 Organization

• Wide Operating Voltage Range: 1.8 to 2.7V

Speed Grades: 150ns, 200ns
Low Operating Power: 20mA (max)
Low Standby Power: 5μA (max)
Low-Voltage Data Retention: 1.5V (min)
Available in a 44-pin TSOP package


DESCRIPTION:

The IDT71T016 is a 1,048,576-bit very low-power Static RAM organized as 64K x 16. It is fabricated using IDT's high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for low-power memory needs. It uses a 6-transistor memory cell.

Operation is from a single extended-range 2.5V supply. This extended supply range makes the device ideally suited for unregulated battery-powered applications. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71T016 is packaged in a JEDEC standard 44-pin TSOP Type II.


FUNCTIONAL BLOCK DIAGRAM



3777 drw 01

logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



TSOP TOP VIEW

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz)$

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 1dV | 6 | pF |
| CI/O | I/O Capacitance | Vout = 1dV | 7 | pF |

NOTE:

3777 tbl 06

PIN DESCRIPTIONS

| A0 – A15 | Address Inputs | Input |
|--------------------------------------|-------------------|-------|
| CS | Chip Select | Input |
| WE | Write Enable | Input |
| ŌĒ | Output Enable | Input |
| BHE | High Byte Enable | Input |
| BLE | Low Byte Enable | Input |
| I/O ₀ - I/O ₁₅ | Data Input/Output | I/O |
| VDD | Power | Pwr |
| Vss | Ground | Gnd |
| | | |

3777 tbl 01

TRUTH TABLE(1)

| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | _ | | | | | |
|---------------|--------------------------------------|----|-----|-----|------------------------------------|------------|----------------------|
| CS | ŌĒ | WE | BLE | BHE | I/O ₀ -I/O ₇ | I/O8-I/O15 | Function |
| Н | Х | Х | Х | Х | High-Z | High-Z | Deselected - Standby |
| L | L | Н | L | Н | DATAOUT | High-Z | Low Byte Read |
| L | L | Н | Н | L | High-Z | DATAout | High Byte Read |
| L | L | Н | L | L | DATAOUT | DATAout | Word Read |
| L | Х | L | L | L | DATAIN | DATAIN | Word Write |
| L | Х | L | L | Н | DATAIN | High-Z | Low Byte Write |
| L | Х | L | Н | L | High-Z | DATAIN | High Byte Write |
| L | Н | Н | Χ | Х | High-Z | High-Z | Outputs Disabled |
| L | Х | Х | Н | Н | High-Z | High-Z | Outputs Disabled |

NOTE:

3777 thl 02

This parameter is guaranteed by device characterization, but not production tested.

ABSOLUTE MAXIMUM RATINGS(1)

| Rating | Com'l. and Ind'l. | Unit |
|------------------------|--|---|
| Terminal Voltage with | -0.5 to +3.6 | V |
| Respect to VSS | | |
| Terminal Voltage with | -0.5 to VDD + 0.5 | V |
| Respect to VSS | | |
| Temperature Under Bias | -55 to +125 | °C |
| Storage Temperature | -55 to +125 | °C |
| Power Dissipation | 1.0 | W |
| DC Output Current | 20 | mA |
| | Terminal Voltage with Respect to VSS Terminal Voltage with Respect to VSS Temperature Under Bias Storage Temperature Power Dissipation | Terminal Voltage with Respect to VSS Terminal Voltage with Respect to VSS Temperature Under Bias Storage Temperature Power Dissipation -0.5 to +3.6 -0.5 to +3.6 -0.5 to +1.5 -55 to +1.25 -55 to +1.25 -55 to +1.25 |

NOTES: 3777 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. Input, Output, and I/O terminals; 3.6V maximum.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Temperature | Vss | VDD |
|------------|----------------|-----|--------------|
| Commercial | 0°C to +70°C | 0V | 1.8V to 2.7V |
| Industrial | -40°C to +85°C | 0V | 1.8V to 2.7V |

3777 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
|--------|--------------------|---------------------|--------------------------|------|
| Vdd | Supply Voltage | 1.8 | 2.7 | > |
| Vss | Ground | 0 | 0 | ٧ |
| VIH | Input High Voltage | VDD x 0.7 | VDD + 0.3 ⁽¹⁾ | V |
| VIL | Input Low Voltage | -0.3 ⁽²⁾ | VDD x 0.3 | V |

NOTE:

3777 tbl 05

- 1. VIH (max.) = VDD + 1.5V for pulse width less than 5ns, once per cycle.
- 1. V_{IL} (min.) = -1.5V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

VDD = 1.8V to 2.7V, Commercial and Industrial Temperature Ranges

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|--------|------------------------|--|-----------|------|------|
| ILI | Input Leakage Current | VDD = Max., VIN = VSS to VDD | _ | 1 | μΑ |
| ILO | Output Leakage Current | $VDD = Max., \overline{CS} = VIH, VOUT = VSS to VDD$ | _ | 1 | μΑ |
| Vон | Output High Voltage | VDD = 1.8 to 2.7V IOH = -0.3mA | VDD - 0.2 | _ | V |
| | | VDD = 2.3V IOH = -2.0 mA | 1.7 | _ | |
| Vol | Output Low Voltage | VDD = 1.8 to 2.7V | _ | 0.2 | V |
| | | VDD = 2.3V $IOL = 2mA$ | _ | 0.4 | |

3777 tbl 07

DC ELECTRICAL CHARACTERISTICS^(1, 2)

VDD = 1.8 to 2.7V, VLC = 0.2V, VHC = VDD-0.2V, Commercial and Industrial Temperature Ranges

| Symbol | Parameter | Test Conditions | | | Typ. ⁽⁵⁾ | Max. | Unit |
|--------|---------------------------|---|--------|---------|---------------------|------|------|
| ICC2 | Dynamic Operating Current | CS = VLC, Outputs Open, -70 ns | | _ | 20 | mA | |
| | | $VDD = 2.7V, f = fMAX^{(3)}$ | - | -100 ns | _ | 17 | |
| Icc | Static Operating Current | $\overline{\text{CS}}$ = VLC, Outputs Open, $\overline{\text{WE}}$ = VHC, VDD = 2.7V, f = 0 ⁽⁴⁾ | | _ | 8 | mA | |
| ISB1 | Standby Supply Current | CS = VHC, Outputs Open, | -40 to | o 85°C | _ | 10 | μΑ |
| | | VDD = 2.7V | 0 to 7 | 70°C | _ | 5 | |
| | | | 40°C | ; | _ | 2 | |
| | | | 25°C | ; | _ | 1 | |

NOTES:

3771 tbl 08

- 1. All values are maximum guaranteed values.
- 2. Input low and high voltage levels are 0.2V and VDD-0.2V respectively for all tests.
- 3. fMAX = 1/tRC (all address inputs are cycling at fMAX).
- 4. f = 0 means no address input lines are changing.
- 5. Typical conditions are VDD = 2.0V and specified temperature.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(VLC = 0.2V, VHC = VDD - 0.2V)


| Symbol | Parameter | Test Condition | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|---------------------|---|----------------|--------------------|---------------------|------|------|
| VDR | Vcc for Data Retention | _ | 1.5 | _ | _ | V |
| ICCDR | Data Retention Current | | _ | <1 | 5 | μΑ |
| tCDR ⁽³⁾ | Chip Deselect to Data Retention Time | CS ≥ VHC | 0 | _ | _ | ns |
| tR ⁽³⁾ | Operation Recovery Time | | trc ⁽²⁾ | _ | _ | ns |

NOTES:

3777 tbl 09

- 1. TA = +25°C.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.


LOW VDD DATA RETENTION WAVEFORM



AC TEST CONDITIONS

| Input Pulse Levels | GND to VDD |
|-------------------------------|--------------|
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | VDD x 0.5 |
| Output Reference Levels | VDD x 0.5 |
| AC Test Load | See Figure 1 |
| | 3777 tbl 09 |

AC TEST LOAD




*Including jig and scope capacitance.

Figure 1. AC Test Load

AC ELECTRICAL CHARACTERISTICS (VDD = 1.8 to 2.7V, All Temperature Ranges)

| | | 71T01 | 6L150 | _150 71T016L200 | | |
|---------------------|--|----------|-------|-----------------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units |
| Read Cycle | | • | • | | • | |
| trc | Read Cycle Time | 150 | | 200 | _ | ns |
| tAA | Address Access Time | _ | 150 | _ | 200 | ns |
| tacs | Chip Select Access Time | _ | 150 | _ | 200 | ns |
| tcLZ ⁽¹⁾ | Chip Select Low to Output in Low-Z | 20 | _ | 20 | _ | ns |
| tCHZ ⁽¹⁾ | Chip Select High to Output in High-Z | _ | 30 | _ | 40 | ns |
| toe | Output Enable Low to Output Valid | _ | 75 | _ | 100 | ns |
| toLZ ⁽¹⁾ | Output Enable Low to Output in Low-Z | 20 | _ | 20 | _ | ns |
| toHZ ⁽¹⁾ | Output Enable High to Output in High-Z | _ | 30 | _ | 40 | ns |
| tон | Output Hold from Address Change | 15 | _ | 15 | _ | ns |
| tBE | Byte Enable Low to Output Valid | _ | 75 | _ | 100 | ns |
| tBLZ ⁽¹⁾ | Byte Enable Low to Output in Low-Z | 20 | _ | 20 | _ | ns |
| tBHZ ⁽¹⁾ | Byte Enable High to Output in High-Z | _ | 30 | _ | 40 | ns |
| Write Cycle | | | • | | • | • |
| twc | Write Cycle Time | 150 | _ | 200 | _ | ns |
| taw | Address Valid to End of Write | 120 | _ | 160 | _ | ns |
| tcw | Chip Select Low to End of Write | 120 | _ | 160 | _ | ns |
| tBW | Byte Enable Low to End of Write | 120 | _ | 160 | _ | ns |
| tas | Address Set-up Time | 0 | _ | 0 | _ | ns |
| twr | Address Hold from End of Write | 0 | _ | 0 | _ | ns |
| twp | Write Pulse Width | 100 | _ | 140 | _ | ns |
| tDW | Data Valid to End of Write | 60 | _ | 80 | _ | ns |
| tDH | Data Hold Time | 0 | _ | 0 | _ | ns |
| tow ⁽¹⁾ | Write Enable High to Output in Low-Z | 5 | _ | 5 | _ | ns |
| twHz ⁽¹⁾ | Write Enable Low to Output in High-Z | <u> </u> | 40 | | 50 | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2,3)}$




NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- Device is continuously selected, \$\overline{CS}\$ is LOW.
 OE, BHE, and BLE are LOW.

3777 tbl 10

^{1.} This parameter is guaranteed by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾




NOTES:
1. WE is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.

3. Transition is measured ±200mV from steady state.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,3,5)




NOTES

- 1. WE or (BHE and BLE) or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- 3. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 $(\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,2,5)}$




TIMING WAVEFORM OF WRITE CYCLE NO. 3 (\overline{BHE} , \overline{BLE} CONTROLLED TIMING) $^{(1,2,5)}$



NOTES:

- 1. WE or (BHE and BLE) or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 3. $\overline{\text{OE}}$ is continuously HIGH. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

ORDERING INFORMATION



3777 drw 11