### 查询MAX5166LCCM供应商

19-1456; Rev 0; 8/99

# **32-Channel Sample/Hold Amplifier** with Four Multiplexed Inputs

### **General Description**

The MAX5166 contains four 1-to-8 multiplexers and 32 sample/hold amplifiers. The sample/hold amplifiers are organized into four octal sample/holds with separate inputs and independent TTL/CMOS-compatible hold enables for each octal set. Additional 3-bit TTL/CMOS-compatible address logic selects the 1-to-8 multiplexer channel. The MAX5166 is available with an output impedance of 50 $\Omega$ , 500 $\Omega$ , or 1k $\Omega$ , allowing output filtering.

The MAX5166 operates with +10V and -5V supplies, and a separate +5V digital logic supply. Manufactured with a proprietary BiCMOS process, it provides high accuracy, fast acquisition time, low droop rate, and a low hold step. The device acquires 8V step input signals to 0.01% accuracy in 2.5µs. Transitions from sample mode to hold mode result in only 0.5mV of error. While in hold mode, the output voltage slowly droops at a rate of 1mV/sec. The MAX5166 is available in a 48-pin TQFP package.

**Applications** 

Automatic Test Systems (ATE) Industrial Process Controls Arbitrary Function Generators Avionics Equipment


### **Features**

- Quad, 8-Channel Sample/Hold
- 0.01% Accuracy of Acquired Signal
- 0.01% Linearity Error
- Fast Acquisition Time: 2.5µs
- Low Droop Rate: 1mV/sec
- Low Hold Step: 0.25mV
- ♦ Wide Output Voltage Range: +7V to -4V

### **Ordering Information**

PART	TEMP. RANGE	PIN- PACKAGE	<b>Rouτ</b> (Ω)
MAX5166LCCM	0°C to +70°C	48 TQFP	50
MAX5166MCCM	0°C to +70°C	48 TQFP	500
MAX5166NCCM	0°C to +70°C	48 TQFP	1k
MAX5166LECM	-40°C to +85°C	48 TQFP	50
MAX5166MECM	-40°C to +85°C	48 TQFP	500
MAX5166NECM	-40°C to +85°C	48 TQFP	1k

### **Pin Configuration**



Province samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800.

捷多邦,专业PCB打样工厂,24小时加急出货

# **MAX5166**

### **ABSOLUTE MAXIMUM RATINGS**

VDD to AGND -0.3V to +11.0V   VSS to AGND -6.0V to +0.3V   VDD to VSS +15.75V   VL to DGND -0.3V to +6.0V   VL to AGND -0.3V to +6.0V   DGND to AGND -0.3V to +6.0V   VL to AGND -0.3V to +6.0V   DGND to AGND -0.3V to +2.0V   IN_ to AGND VSS to VDD   0 2V to +6.0V	Maximum Current into A_, M±20mA Continuous Power Dissipation ( $T_A = +70^{\circ}$ C) 48-Pin TQFP (derate 12.5mW/°C above +70°C)1W Operating Temperature Ranges MAX5166_CCM°C to +70°C MAX5166_ECM
A_, M_ to DGND0.3V to +6.0V Maximum Current into Output Pin±10mA	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +10V, V_{SS} = -5V, V_L = +5V \pm 5\%, AGND = DGND, R_L = 5k\Omega, C_L = 50pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SECTION	1	1					1
Linearity Error		$-4V < V_{IN} < +7V, R_L = \infty$			0.01	0.08	%
Hold Step	V <sub>HS</sub>	IN_ = AGND			0.25	1.00	mV
Droop Rate	Δνουτ	$IN_ = AGND, T_A = +$	-25°C		1	40	mV/sec
Offset Voltage	Vos	$IN_{-} = AGND, T_{A} = +25^{\circ}C$		-30	-5	+30	mV
Unset Voltage	VOS	$+15^{\circ}C \le T_A \le +65^{\circ}C$	C(Note 1)		20	40	µV/°C
Output Voltage Range	Vout_	R <sub>L</sub> = ∞		V <sub>SS</sub> + 0.75		V <sub>DD</sub> - 2.4	V
		8V step with	MAX5165L, C <sub>L</sub> = 250pF				
Analog Crosstalk		500ns rising edge (Note 1)	MAX5165M, $C_{L} = 10nF$	-72	-76		dB
			MAX5165N, $C_L = 10nF$				
Input Capacitance	CIN_	(Note 1)			5	20	pF
DC Output Impedance		RL = ∞, CL = 250pF	MAX5166L	35	50	65	Ω
	Rout_		MAX5166M	350	500	650	
		MAX5166N		700	1000	1300	
Output Source Current	ISOURCE			2			mA
Output Sink Current	ISINK			2			mA
TIMING PERFORMANCE							
		8V step to 0.08%, $R_L = \infty$ , Figure 2 (Note 2)			2.5	4	
		$T_A = +25^{\circ}C$ , 100mV step to ±1mV, $R_L = \infty$ , Figure 2 (Note 2)			1		μs
Hold-Mode Settling Time	tH	To ±1mV of final value, Figure 2 (Note 1)			1	2	μs
Aperture Delay	t <sub>AP</sub>	Figure 2 (Note 1)				200	ns
Inhibit Pulse Width	tpw	Figure 2 (Note 1)		200			ns
Data Hold Time	tDН	Figure 2 (Note 1)		150			ns
Data Setup Time	tDS	Figure 2 (Note 1)		50			ns



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +10V, V_{SS} = -5V, V_{L} = +5V \pm 5\%$ , AGND = DGND,  $R_{L} = 5k\Omega$ ,  $C_{L} = 50pF$ ,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS						
Input Voltage High	VIH		2.0			V
Input Voltage Low	VIL				0.8	V
Input Current	li	$A_= DGND \text{ or } V_{L;} M_= DGND \text{ or } VL$	-1		+1	μA
POWER SUPPLIES						
Positive Analog Supply Voltage	V <sub>DD</sub>	(Note 3)	9.5	10.0	10.5	V
Negative Analog Supply Voltage	Vss	(Note 3)	-4.75	-5.0	-5.45	V
Digital Logic Supply Voltage	VL		4.75	5.0	5.25	V
Positive Analog Supply Current	IDD	$R_L = \infty$			36	mA
Negative Analog Supply Current	Iss	R <sub>L</sub> = ∞			36	mA
Digital Logia Supply Current	L.	$A_{-} = DGND \text{ or } V_{L};$ $M_{-} = DGND \text{ or } V_{L}$			0.5	mA
Digital Logic Supply Current	ΙL	$V_{A0}-V_{A3} = 0.8V \text{ or } 2V;$ $V_{M0}, V_{M1}, V_{M2} = 0.8V \text{ or } 2V$			5	IIIA
Power-Supply Rejection Ratio	PSRR	For both V <sub>DD</sub> and V <sub>SS</sub> in sample mode, V <sub>IN</sub> = 0	-60	-75		dB


Note 1: Guaranteed by design.

Note 2: Only one M\_ input may be asserted low at a time, so only one channel is selected (see Single vs. Simultaneous Sampling).

**Note 3:** Do not exceed the absolute maximum rating for V<sub>DD</sub> to V<sub>SS</sub> of +15.75V (see *Absolute Maximum Ratings*).

### **Typical Operating Characteristics**

 $(V_{DD} = +10V, V_{SS} = -5V, V_L = +5V, IN_{-} = +5V, R_L = \infty, C_L = 0, AGND = DGND, T_A = +25^{\circ}C, unless otherwise noted.)$ 



MAX5166




Figure 1. Functional Diagram

### **Pin Description**

PIN	NAME	FUNCTION		
1, 47, 48	A2, A0, A1	Address Inputs. The input of a 3-to-8 decoder that controls channel selection for all four 1-to-8 multiplexers. Selects which output channels are connected to the input during sample mode (Tables 1, 2).		
2–5	M0-M3	Mode-Selection/Multiplexer-Enable Inputs 0 to 3. All four 1-to-8 multiplexers are independently controlled. A logic low enables sample mode by connecting the selected channel to IN A logic high enables hold mode (Tables 1, 2).		
6	VL	Positive Digital Logic Power-Supply Input		
7	DGND	Digital Ground		
8	V <sub>SS</sub>	Negative Analog Power-Supply Input		
9	AGND	Analog Ground		
10–13	IN3–IN0	Analog Inputs 0 to 3		
14–29	OUT0-OUT15	Outputs 0 to 15		
30	VDD	Positive Analog Power-Supply Input		
31–46	OUT16-OUT31	Outputs 16 to 31		

### **Detailed Description**

The MAX5166 connects four separate analog inputs to four internal 1-to-8 analog multiplexers. Each multiplexer channel connects to a buffered sample/hold circuit and a series output resistor, creating a four-input device with 32 sample/hold output channels. Three multiplexer channel-address inputs and four modeselect inputs (one for each multiplexer) control channel selection and sample/hold functions (Figure 1 and Tables 1 and 2).

### **Digital Interface**

Three address pins and 3-to-8 address decoder logic select the channel for all four internal analog multiplexers. The mode-select inputs (M3–M0) independently control the sample/hold functions for each multiplexer (Tables 1 and 2).

### Sample/Hold

The MAX5166 contains 32 buffered sample/hold circuits with internal hold capacitors. Internal hold capacitors minimize leakage current, dielectric absorption, feedthrough, and required board space. The value of the hold capacitor affects acquisition time, hold step, and droop rate. Lower capacitance allows faster acquisition times but increases the droop rate. Higher values increase hold time and acquisition time. The hold capacitor used in the MAX5166 provides fast 2.5µs (typ) acquisition time while maintaining a low 1mV/sec (typ) droop rate, making the sample/hold ideal for high-speed sampling.

### Sample Mode

Driving M3–M0 low (one at a time) selects sample mode (Tables 1 and 2). During sample mode, the selected multiplexer channel connects to IN\_ allowing the hold capacitor to acquire the input signal. To guarantee an accurate sample, maintain sample mode for at least 4 $\mu$ s. Sampling for longer than 4 $\mu$ s results in tracking. Only the addressed channel on the selected multiplexer samples the input; all other channels remain in hold mode.

### Hold Mode

Driving M3–M0 high selects hold mode. Hold mode disables the multiplexer, which disconnects all eight channels on the 1-to-8 multiplexer from the input. When a channel is disconnected, the hold capacitor maintains the sampled voltage at the output with a 1mV/sec droop rate (towards V<sub>DD</sub>).

### **Table 1. Output Selection**

	ADDRESS			OUTPUT SELECTED			
A2	A1	A0	MUX0	MUX1	MUX2	MUX3	
0	0	0	OUT0	OUT8	OUT16	OUT24	
0	0	1	OUT1	OUT9	OUT17	OUT25	
0	1	0	OUT2	OUT10	OUT18	OUT26	
0	1	1	OUT3	OUT11	OUT19	OUT27	
1	0	0	OUT4	OUT12	OUT20	OUT28	
1	0	1	OUT5	OUT13	OUT21	OUT29	
1	1	0	OUT6	OUT14	OUT22	OUT30	
1	1	1	OUT7	OUT15	OUT23	OUT31	

0 = Logic Low, 1 = Logic High

### Table 2. Mode Selection

MODE-SELECT INPUTS* (M3–M0)	ACTION
0	Sample mode enabled on selected analog multiplexer and channel (Table 1).
1	Hold mode enabled on selected analog multiplexer and channel (Table 1).

0 = Logic Low, 1 = Logic High

\* Only one M\_ input asserted low; all others must be logic high to meet the timing specification (see Single vs. Simultaneous Sampling).

### Hold Step

When switching between sample mode and hold mode, the voltage of the hold capacitor changes due to charge injection from stray capacitance. This voltage change, called hold step, is minimized by limiting the amount of stray capacitance seen by the hold capacitor. The MAX5166 limits the hold step to 0.25mV (typ). An output capacitor to ground can be used to filter out this small hold-step error.

The MAX5166 contains an output buffer for each multiplexer channel (32 total), so the hold capacitor sees a high-impedance input, reducing the droop rate. While in hold mode, the hold capacitor discharges at a rate of 1mV/sec (typ). The buffer also provides a low output impedance; however, the device contains output resistors in series with the buffer output (Figure 1) for selected output filtering. To provide greater design flexibility, the MAX5166 is available with an RO of 50 $\Omega$ , 500 $\Omega$ , or 1k $\Omega$ .



### Output

**Note: Output loads increase the analog supply current (Ipp and Iss).** Excessive loading of the output(s) damages the device by consuming more power than the device will dissipate (see *Absolute Maximum Ratings*). The resistor-divider formed by the output resistor (ROUT\_) and load impedance (RL) scales the sampled voltage (V<sub>SAMP</sub>). Determine the output voltage (V<sub>OUT\_</sub>) as follows:

 $VOUT_ = VSAMP \cdot AV$ 

The maximum output voltage range depends on the analog supply voltages available and the scaling factor used:

$$(V_{SS} + 0.75V) \cdot A_V \leq V_{OUT} \leq (V_{DD} - 2.4V) \cdot A_V$$

when  $R_L = \infty$ , then  $A_V = 1$ , and this equation becomes  $(V_{SS} + 0.75V) \le V_{OUT} \le (V_{DD} - 2.4V)$ .

### **Timing Definitions**

Acquisition time (tAQ) is the amount of time the MAX5166 must remain in sample mode for the hold capacitor to acquire an accurate sample. The hold-mode settling time (t<sub>H</sub>) is the amount of time necessary for the output voltage to settle to its final value. Aperture delay (t<sub>AP</sub>) is the time interval required to disconnect the input from the hold capacitor. The inhibit pulse width (t<sub>PW</sub>) is the amount of time the MAX5166 must remain in hold mode while the address is changed. The data setup time (t<sub>DS</sub>) is the amount of time an address must be maintained before the address becomes valid. The data hold time (t<sub>DH</sub>) is the amount of time an address must be maintained after mode select has gone from low to high (Figure 2).




Figure 2. Timing Performance

### **Applications Information**

### **Combining Inputs**

The MAX5166 contains a separate input for each 1-to-8 multiplexer. Externally connect the input pins to form larger multiplexers. When all four inputs are connected to the same source, the MAX5166 is functionally equivalent to the MAX5165, except the MAX5166 does not contain output clamping diodes.

### **Control-Line Reduction**

The MAX5166 contains four separate 1-to-8 multiplexers and individual mode selectors for each multiplexer. When sampling one channel at a time, use an external 2-to-4 decoder (with active-low outputs) to reduce the number of digital control lines from seven to five (Figure 3).

### Single vs. Simultaneous Sampling

Individually control the four mode/multiplexer-select pins to simultaneously sample on four channels, the same channel for each multiplexer (Figure 4). Each mode-select pin controls sampling on one of the 1-to-8 multiplexers, while the 3-bit address selects one of the eight channels on all the multiplexers (Tables 1 and 2). Setting any combination of the mode-select pin low enables sampling on the addressed channels for the selected multiplexers. Simultaneously sampling two or more channels reduces offset voltage but increases acquisition time. Multiply the single-channel acquisition time by the number of channels sampling.

### **Multiplexed DAC**

Figure 5 shows a typical demultiplexer application. Different digital codes are converted by the digital-toanalog converter (DAC) and then stored on eight different channels, or as many as 32 different channels when all four inputs are active. The 100mV/sec (max) droop rate requires refreshing the hold capacitors every 100ms before the voltage drops by 1/2LSB for an 8-bit DAC with a 5V full-scale voltage.

### **Powering the MAX5166**

The MAX5166 does not require a special power-up sequence to avoid latchup. The device requires three separate supply voltages for operation; however, when one or two of the voltages are not available, DC-DC charge-pump (switched-capacitor) converters provide a simple, efficient solution. The MAX860 provides voltage doubling or inversion, ideal for conversions from +5V to +10V or from +5V to -5V. The MAX860 also functions as a voltage divider to provide conversion from +10V to +5V.






Figure 3. Control-Line Reduction




Figure 4. Simultaneous Sampling



**MAX5166** 





Figure 5. Multiplexing a DAC

**MAX5166** 

Chip Information

TRANSISTOR COUNT: 5077



**MAX5166** 

NOTES

12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 1999 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.