

AIRCHIL SEMICONDUCTOR

August 1999 Revised October 1999 '4ACT16646 16-Bit Transceiver/Register with 3-STATE Outputs

74ACT16646 16-Bit Transceiver/Register with 3-STATE Outputs

General Description

The ACT16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the ACT646
- Outputs source/sink 24 mA
- TTL-compatible inputs


Ordering Code:

Order Number	Package Number	Package Description
74ACT16646SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Dovice also ovailable in	Tapa and Roal Specify by	wassending suffix latter "V" to the ordering code

Logic Symbol



Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation


dzsc.com

74ACT16646


		Inputs				Data I/O (Note 1)		Output Operation Made
G ₁	DIR ₁ CPAB		B ₁ CPBA ₁ SA		AB ₁ SBA ₁	A ₀₋₇	B ₀₋₇	Output Operation Mode
Н	Х	H or L	H or L	Х	Х			Isolation
н	Х	~	Х	Х	Х	Input	Input	Clock A _n Data into A Register
н	х	Х	~	х	х			Clock B _n Data Into B Register
L	Н	Х	Х	L	Х			A _n to B _n —Real Time (Transparent Mode)
L	н	~	Х	L	х	Input Output Clock An Data to A Register		Clock A _n Data to A Register
L	н	H or L	Х	н	Х			A Register to B _n (Stored Mode)
L	н	~	Х	н	х			Clock An Data into A Register and Output to E
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)
L	L	Х	~	х	L	Output	Input	Clock B _n Data into B Register
L	L	Х	H or L	х	н			B Register to A _n (Stored Mode)
L	L	х	~	х	н			Clock B _n into B Register and Output to A _n


 $\label{eq:H} H = HIGH \mbox{ Voltage Level } X = Immaterial \\ L = LOW \mbox{ Voltage Level } \checkmark = LOW \mbox{-to-HIGH Transition}.$

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.




Real Time Transfer B-Bus to A-Bus







Logic Diagram



www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to $V_{CC}^{} + 0.5 \text{V}$
DC Output Source/Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin	±50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	
Note 2: Absolute maximum ratings are those value	es beyond which damage

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to}+85^{\circ}C$	Units	Conditions	
Symbol		(V)	Typ Gu		aranteed Limits	Units	Conditions	
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 3	
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	l _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	100T = 30 hA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	I _{OL} = 24 mA	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)	
I _{OZT}	Maximum I/O	5.5		±0.5	±5.0	μΑ	$V_{IN} = V_{IL}, V_{IH}$	
	Leakage Current	5.5		±0.5	10.0		$V_O = V_{CC}, GND$	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC_2}$ GND	
	Leakage Current	5.5		±0.1	1.0	μΛ		
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{CC}	Max Quiescent	5.5	5	8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND	
	Supply Current	5.5		0.0	00.0	μΛ	VIN - VCC OF GIVD	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min	

Note 5. All outputs loaded, thresholds associated with output under te

Note 4: Maximum test duration 2.0 ms; one output loaded at a time.

		V _{CC}	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	(V)						
		(Note 5)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	5.0	4.6	6.9	9.4	3.6	10.1	
t _{PLH}	Clock to Bus	5.0	4.3	6.5	8.9	3.3	9.7	ns
t _{PHL}	Propagation Delay	5.0	4.0	6.2	8.5	2.9	9.2	ns
t _{PLH}	Bus to Bus		4.1	6.4	8.6	3.2	9.3	
t _{PHL}	Propagation Delay	5.0	4.0	6.4	8.9	3.1	9.6	ns
t _{PLH}	Select to Bus	5.0	4.2	6.7	9.5	3.2	10.4	
	(w/An or Bn HIGH or LOW)							
t _{PZL}	Enable Time	5.0	5.3	7.8	10.5	3.8	11.4	-
t _{PZH}	G to An/Bn	5.0	4.6	6.9	9.4	3.3	10.2	ns
t _{PLZ}	Disable Time	5.0	3.0	5.5	8.1	2.3	8.6	ns
t _{PHZ}	G to An/Bn	5.0	3.4	5.7	8.3	2.6	8.6	
t _{PZL}	Enable Time		5.1	8.2	11.8	4.3	12.7	
t _{PZH}	DIR to An/Bn	5.0	4.6	7.5	10.8	3.7	11.7	ns
t _{PLZ}	Disable Time	5.0	2.9	5.8	9.2	2.0	9.8	ns
t _{PHZ}	DIR to An/Bn	5.0	3.4	6.1	9.2	2.5	9.7	ns

Note 5: Voltage Range 5.0 is $5.0V \pm 0.5V$.

AC Operating Requirements

Symbol	Parameter	v _{cc} (V)	T _A = +25°C C _L = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 6)	Guarantee	d Minimum	
t _S	Setup Time, H or L Bus to Clock	5.0	3.0	3.0	ns
t _H	Hold Time, H or L Bus to Clock	5.0	1.5	1.5	ns
t _W	Clock Pulse Width H or L	5.0	4.0	4.0	ns

Note 6: Voltage Range 5.0 is 5.0V \pm 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	95	pF	$V_{CC} = 5.0V$

