FAIRCHILD
FSTD3306
2－Bit LOW Power BuS Switch
General Description
The FSTD3306 is a 2－bit ultra high－speed CMOS FET bus
switch with enhanced level shifting circuitry and with TTL－
compatible active LOW control inputs．The low on resis－
tance of the swith allows inputs to be connected to out－
puts with minimal propagation delay and without
generating additional ground bounce noise．The device is
organized as a 2－bit switch with independent bus enable
（BE）controls．When BE is LOW，the switch is ON and Port
A is connected to Port B．When BE is HIGH，the switch is
OPEN and a high－impedance state exists between the two
ports．Reduced voltage drive to the gate of the FET switch
permits nominal level shifting of 5 V to 3 V through the
switch．Control inputs tolerate voltages up to 5.5 V indepen－
dent of $\mathrm{V}_{\mathrm{CC}}$ ．

## Features

－Typical $3 \Omega$ switch resistance at $5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$
－Level shift facilitates 5 V to 3.3 V interfacing
－Minimal propagation delay through the switch
■ Power down high impedance input／output
－Zero bounce in flow through mode
－TTL compatible active LOW control inputs
－Control inputs are overvoltage tolerant

## Pin Descriptions

| Pin Name | Description |
| :---: | :---: |
| A | Bus A Switch I／O |
| B | Bus B Switch I／O |
| $\overline{\mathrm{BE}}$ | Bus Enable Input |

## Function Table

| Bus Enable Input（ $\overline{\mathbf{B E}})$ | Function |
| :---: | :---: |
| L | B Connected to A <br> Disconnected |
| $H$ <br> $\mathrm{H}=$ HIGH Logic Level <br> $\mathrm{L}=$ LOW Logic Level |  |



## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{RU}=\mathrm{RD}=500 \Omega \end{gathered}$ |  |  | Units | Conditions | Figure Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $t_{\text {PHL }}$, <br> $t_{\text {PLH }}$ | Prop Delay Bus to Bus (Note 6) | 4.5-5.5 |  |  | 0.25 | ns | $\mathrm{V}_{1}=$ OPEN | Figures 1, 2 |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}}, \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable Time | 4.5-5.5 | 1.0 | 3.5 | 5.8 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { for } t_{\mathrm{PZH}} \end{aligned}$ | Figures 1, 2 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLZ}}, \\ & \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Output Disable Time | 4.5-5.5 | 0.8 | 3.5 | 4.8 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | $\begin{gathered} \text { Figures } \\ 1,2 \end{gathered}$ |

AC Loading and Waveforms


FIGURE 2. AC Waveforms


Physical Dimensions inches (millimeters) unless otherwise noted


LAND PATTERN RECOMMENDATION


NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
B. DIMENSIONS ARE IN MILLIMETERS,
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC08RevA1


DETAIL A
8-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC08

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
