CMOS LSI

SANYO

No. 3114A

LC66P516

4-bit Microcontroller with Built-in PROM

OVERVIEW

The LC66P516 is a 4-bit microcontroller with a built-in 16 Kbyte PROM. It is compatible with the LC665XX series mask ROM devices, making it ideal for prototyping and software development and testing.


The LC66P516 features 56 user-defined options comprising output configuration, output level after reset, watchdog timer and oscillator configuration options. The output configuration options are open-drain, open-drain with pull-up, and p-channel open-drain with pull-down. The oscillator options are ceramic resonator, RC oscillator and external clock.


The LC66P516 operates from a 5 V supply and is available in 64-pin DIPs and 64-pin QIPs.

FEATURES

- 56 user-defined options including port output configuration, output level after reset and watchdog timer options
- Ceramic resonator, RC oscillator or external clock option
- 16 Kbyte PROM (0000H to 3FFF user addressable)
- Compatible with the LC665XX series mask ROM devices
- 0.92 to 10.0 µs instruction cycle time
- 5 V supply
- 64-pin DIP and 64-pin QIP

PINOUTS







PACKAGE DIMENSIONS

Unit: mm


3071-DIP64S



3159-QIP64E



BLOCK DIAGRAM



PIN DESCRIPTION

Nur	mber		
DIP64S	QIP64E	Name	Description
1	57	A0/S10/P20	
2	58	A1/SO0/P21	Multiplexed 4-bit input/output port P2 (P20 to P23), serial input 0 (SI0),
3	59	A2/SCK0/P22	serial output 0 (SO0), serial clock 0 (SCK0), interrupt request 0 (INT0) and PROM address bus lines (A0 to A3)
4	60	A3/INT0/P23	
5	61	A4/INT1/P30	
6	62	A5/POUT0/P31	Multiplexed 4-bit input/output port P3 (P30 to P33), interrupt request 1
7	63	A6/POUT1/P32	(INT1), timer outputs (POUT0 and POUT1), hold-mode control input (HOLD) and PROM address bus lines (A4 to A6)
8	64	НОГО/РЗЗ	
9	1	A7/P40	
10	2	A8/P41	Multiplexed 4-bit input/output port P4 (P40 to P43) and PROM address bus
11	3	A9/P42	lines (A7 to A10)
12	4	A10/P43	
13	5	A11/P50	
14	6	A12/P51	Multiplexed 4-bit input/output port P5 (P50 to P53) and PROM address bus
15	7	A13/P52	lines (A11 to A13)
16	8	P53	

Num	nber			
DIP64S	QIP64E	Name	Description	
17	9	SI1/P60		
18	10	SO1/P61	Multiplexed 4-bit input/output port P6 (P60 to P63), serial input 1 (S11),	
19	11	SCK1/P62	serial output 1 (SO1), serial clock 1 (SCK1) and event counter input (PIN1)	
20	12	PIN 1/P63		
21	13	P70		
22	14	P71	Abla and an A Pro (Prop.). Prop.	
23	15	P72	4-bit output port P7 (P70 to P73)	
24	16	P73		
25	17	P80		
26	18	P81		
27	19	P82	4-bit output port P8 (P80 to P83)	
28	20	P83		
29	21	INT2/P90		
35	27	INT3/P91	Multiplexed 4-bit input/output port P9 (P90 to P93) and interrupt requests	
36	28	INT4/P92	(INT2 to INT4 and INT5)	
37	29	INT5/P93		
30	22	VPP/TEST	CPU test input	
31	23	VSS	Ground	
32	24	OSC1		
33	25	OSC2	External oscillator connections	
34	26	RES	Reset input	
38	30	PAO		
39	31	PA1		
40	32	PA2	4-bit output port PA (PAO to PA3)	
41	33	PA3		
42	34	PB0		
43	35	PB1	—	
44	36	PB2	4-bit output port PB (PB0 to PB3)	
45	37	PB3		
46	38	PCo		
47	39	PC1	Multiplexed 4-bit input/output port PC (PC0 to PC3), comparator 0 reference	
48	40	VREF0/PC2	voltage input (VREF0) and comparators 1, 2 and 3 reference voltage input (VREF1)	
49	41	VREF1/PC3	-	
50	42	CMP0/PD0		
51	43	CMP1/PD1	Multipleved 4-bit input port PD (PDG to DDG)	
52	44	PRS/CMP2/PD2	Multiplexed 4-bit input port PD (PD0 to PD3), comparator inputs (CMP0 to CMP3) and PROM program control inputs (PRS and PGM).	
53	45	PGM/CMP3/PD3		

Nus	mber		
DIP64S	QIP64E	Name	Description
54	46	CE/TRA/PE0	Multiplexed 2-bit input port PE (PEO to PE1), ternary inputs (TRA and
55	47	OE/TRB/PE1	TRB), PROM chip enable (CE) and output enable (OE)
56	48	Do/Poo	
57	49	D1/P01	Multiplexed 4-bit input/output port P0 (P00 to P03) and PROM data bus
58	50	D2/P02	lines (Do to D3)
59	51	D3/P03	
60	52	D4/P10	
61	53	D5/P11	Multiplexed 4-bit input/output port P1 (P10 to P13) and PROM data bus
62	54	D6/P12	lines (D4 to D7)
63	55	D7/P13	
64	56	VDD	5 V supply

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	V _{DD}	-0.3 to 7.0	V
Ports P2, P3 (excluding P33) and P6 input voltage range. See note 1.	Vis	-0.3 to 15.0	V
Input voltage range for all inputs. See note 2.	V ₁₂	-0.2 to V _{DD} + 0.3	V
Ports P2, P3 (excluding P33), P6, P7 and PA output voltage range. See note 1.	V ₀₁	0.3 to 15.0	v
Output voltage range for all outputs. See note 2.	V ₀₂	-0.3 to $V_{DD} + 0.3$	V
Ports P0 to P6 (excluding P33), P8, P9 and PC output sink current	loni	4	mA
Ports P7, PA and PB output sink current	lon2	20	mA
Ports P0, P1, P4, P5, P7, PA and PB output source current	-lops	2	mA
Ports P2, P3 (excluding P33), P6, P8, P9 and PC output source current	-lop2	4	mA
Ports P2 to P8 (excluding P33) total sink current	Σl _{ON1}	75	mA
Ports P0, P1 and P9 to PC total sink current	Σl _{ON2}	75	mA
Ports P2 to P8 (excluding P33) total source current	-Σlopi	25	mA
Ports P0, P1 and P9 to PC total source current	-Σlop2	25	mA
Power dissipation (DIP64S)	Poi	600	mW
Power dissipation (QIP64E)	P _{D2}	430	mW
Operating temperature range	Topr	-30 to 70	°C
Storage temperature range	T _{stg}	-55 to 125	°C

Notes

- 1. Open-drain output configuration option
- 2. All output configuration options
- 3. Heat-soak the QIP package before mounting. Do not immerse the package in the solder dip tank when mounting the QIP on the substrate, and avoid prolonged contact with the solder.

Recommended Operating Conditions

 $T_a = 25$ °C, $V_{SS} = 0$ V

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	5	٧
Supply voltage range	V _{DD}	4.5 to 5.5	V
Hold-mode supply voltage range for data retention	V _{DD}	1.8 to 5,5	٧

Electrical Characteristics

 V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V, T_a = -30 to 70 $^{\circ}C$ unless otherwise noted

Parameter	Symbol	Condition	Rating			
	Symbol	Condition	mln	typ	max	Unit
		4 MHz ceramic resonator	-	4.5	8.0	
Supply current	I _{DD}	4 MHz external clock	_	6.5	11.0	mA
_		RC oscillator	-	4.0	8.0	
		4 MHz ceramic resonator	-	3.0	5.0	
Halt-mode supply current	IDDHT	4 MHz external clock	-	3.5	6.0	mA
		RC oscillator	-	3.0	5.0	
Hold-mode supply current	I _{DDHD}	V _{DO} = 1.8 to 5.5 V	-	0.01	10.0	μА
Ports P2, P3 (excluding P33), P6 and P9, RES and OSC1 LOW-level input voltage	V _{IL1}	Output n-channel transistor OFF. See note 1.	Vss		0.25V _{D0}	٧
HOLD/P33 LOW-level input voltage	V _{IL2}	V _{DD} = 1.8 to 5.5 V	Vss	_	0.25V _{DD}	٧
Ports P0, P1, P4, P5, PC, PD and PE, and TEST LOW-level input voltage	V _{IL3}	Output n-channel transistor OFF. See note 1.	V _{SS}	-	0.3V _{DD}	٧
Port PE LOW-level input voltage	V _{IL4}	Ternary input levels	V _{SS}	-	0.2V _{DD}	٧
Port PE MID-level input voltage	V _{IM}	Ternary input levels	0.4V _{DD}	_	0.6V _{DD}	٧
Ports P2, P3 (excluding P33) and P6 HIGH-level input voltage	Viirt	Output n-channel transistor OFF. See notes 1 and 2.	0.75V _{DD}	-	13,5	٧
HOLD/P33, P9, RES and OSC1 HIGH-level input voltage	V _{IH2}	Output n-channel transistor OFF. See note 1.	0.75V _{DD}	-	V _{DD}	٧
Ports P0, P1, P4, P5, PC, PD and PE HIGH-level input voltage	V _{IH3}	Output n-channel transistor OFF. See note 1.	0.7V _{DD}	-	V _{DD}	٧
Port PE HIGH-level input voltage	V _{IH4}	Ternary input levels	0.8V _{DD}	-	V _{DD}	٧
Ports P0 to P6 (excluding P33), P8 (CMOS), P9 and PC LOW-level output voltage	V _{OL1}	l _{OL} = 1.6 mA	-	_	0.4	٧
Ports P7, PA and PB LOW-level output voltage	V _{OL2}	I _{OL} = 10 mA	-	_	1.5	٧
Ports P2, P3 (excluding P33), P6,		I _{OH} = -1 mA. See note 3.	V _{DD} 1.0		-	····
P8, P9 and PC HIGH-level output oltage	Vohs	I _{OH} = -0.1 mA. See note 3.	V _{DD} - 0.5	-	-	٧
Ports P0, P1, P4, P5, P7, PA and	V	$I_{OH} = -200 \mu A.$ $V_{DD} = 4.5 \text{ V. See note 4.}$	2.4	_	-	
PB HIGH-level output voltage	V _{OH2}	lo _H = -130 μA, See note 4,	V _{DD} - 1.35	-	-	٧


Parameter	Symbol	Condition		Unit		
			min	typ	max	Oint
Ports PD, PC2 and PC3 comparator input voltage range	Volvan		1.0	-	V _{DD} — 1.5	٧
Port PD comparator offset voltage	Voff	$V_{I} = 1.0 \text{ to } V_{DD} - 1.5 \text{ V}$	-	±50	±300	m۷
Ports P2, P3, P6 and P9, and RES and OSC1 Schmitt-trigger LOW-level threshold voltage	VıL		0.25V _{DD}	_	0.5V _{DD}	٧
Ports P2, P3, P6 and P9, and RES and OSC1 Schmitt-trigger HIGH-level threshold voltage	V _{tH}		0.5V _{DD}	-	0.75V _{DD}	٧
Ports P2, P3, P6 and P9, RES and OSC1 Schmitt-trigger hysteresis voltage	V _{HYS}		-	0.1V _{DD}	_	٧
Ports PC2, PC3, PD and PE LOW-level input current	lıcı	$V_1 = V_{SS}$, output n-channel transistor OFF. See note 2.	-1.0	-	-	μА
LOW-level input current for all other inputs	l _{IL2}	$V_{l} = V_{SS_{l}}$ output n-channel transistor OFF. See note 2.	-1.0	-	-	μА
Ports P2, P3 (excluding P33) and P6 HIGH-level input current	listi	V ₁ = 13.5 V, output n-channel transistor OFF. See notes 1 and 2.	-	_	5.0	μА
Ports P0, P1, P33, P4, P5, P9, PC (excluding PC2 and PC3), RES and OSC1 HIGH-level input current	l _{IH2}	$V_I = V_{DD}$, output n-channel transistor OFF. See notes 1 and 2.	-	_	1.0	μА
Ports PC2, PC3, PD and PE HIGH-level input current	Інз	$V_{l} = V_{DD}$, output n-channel transistor OFF. See notes 1 and 2.	-	-	1.0	μΑ
Ports P2, P3, P6, P7 and PA output leakage current	loff1	V _I = 13.5 V, output n-channel transistor OFF. See note 2.	-	_	5.0	μA
Ports P0, P1, P4, P5, P9, PB and PC output leakage current	l _{OFF2}	V _I = V _{DD} , output n-channel transistor OFF. See note 2.	_	_	1,0	μА
Port P8 output leakage current	loffa	V _i = V _{SS} , output p-channel transistor OFF. See note 2.	-1.0	_	-	μА
Ports P0, P1, P4, P5, P7, PA and PB output current with pull-up option	lpo	V _I = V _{SS} , V _{DD} = 5.5 V, output n-channel transistor OFF. See note 4.	-1.6	-	-	mA
Ceramic resonator input frequency	for	4 MHz resonator	_	4.0		MHz
Ceramic resonator input stabilization time	lcrs	4 MHz resonator	-		10	ms
RC oscillator input frequency	f _{ext}	$R_{ext} = 2.2 \text{ k}\Omega \pm 1\%,$ $C_{ext} = 100 \text{ pF} \pm 5\%$	2	3	4	MHz
External RC oscillator capacitance	C _{ext}		_	100	_	pF
External RC oscillator resistance	R _{ext}		_	2.2		kΩ

Notes

- Ports with CMOS output configuration option cannot be used as input ports.
 Open-drain output configuration option
 CMOS output configuration option
 Pull-up output configuration option

Timing Characteristics

Serial input/output timing



 V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V, T_a = –30 to 70 $^{\circ}C$


Parameter	Symbo!				
raianete		min	typ	max	Unit
Instruction cycle time	toyo	0.92	-	10	μs
SCKO and SCK1 serial clock input cycle time	tсксу	0,9	-	_	μs
SCKO and SCK1 serial clock output cycle time	tocy	2t _{CYC}	-	_	μs
SCKO and SCK1 serial clock input pulsewidth	tckl.	0,4			μs
SCKO and SCK1 serial clock output pulsewidth	Іскн	toyo	-	_	μs
SCKO and SCK1 serial clock output rise time	СКА	-	-	0.1	με
SCKO and SCK1 serial clock output fall time	t _{CKF}	-	-	0.1	μs
SIO and SI1 serial data setup time	tick	0.3	_	-	μs
SiO and Si1 serial data hold time	tскі	0.3	-	-	μs
SO0 and SO1 serial data output delay	¹ско	_	-	0.3	μs

Note

Each test input and output has an RC load as shown in the following figure.




External clock timing



 V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V, T_a = -30 to 70 $^{\circ}C$

Parameter	Symbol	Rating			
* artificio	Symbol	min	typ	max	Unit
OSC1 external clock input frequency	f _{ext}	0.4	-	4.35	MHz
OSC1 external clock LOW-level input pulsewidth	t _{exti.}	70	-	_	ns
OSC1 external clock HIGH-level input pulsewidth	t _{extH}	70	-	-	ns
OSC1 external clock input rise time	l _{ext} R	-	_	30	ns
OSC1 external clock input fall time	l _{ext} F	_	_	30	ns


Interrupt and reset timing



 $V_{DD} \,=\, 4.5$ to 5.5 V, $V_{SS} \,=\, 0$ V, $T_a \,=\, -30$ to 70 °C

Parameter	Symbol				
· danietei		mln	typ	max	Unit
INTO LOW-level pulsewidth	- tion	2t _{CYC}	-	-	μs
INTO HIGH-level pulsewidth	фон	2t _{CYC}	-		μs
INT1 to INT4 and INT5 LOW-level pulsewidth	tiiL	2t _{CYC}	-	-	μs
INT1 to INT4 and INT5 HIGH-level pulsewidth	Чин	2t _{CYC}	-	-	μs
PIN1 LOW-level input pulsewidth	teine.	2t _{CYC}	-	~	μs
PIN1 HIGH-level input pulsewidth	[‡] PINH	2t _{CYC}	-	-	μs
RES LOW-level input pulsewidth	trisl	3t _{CYC}	-	_	μs
RES HIGH-level Input pulsewidth	tяsн	3t _{CYC}	-	-	μз

Comparator output timing



 V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V, T_a = -30 to 70 $^{\circ}\text{C}$

Parameter	Symbol	Condition		Unit		
T didirecter	Зуньог	Condition	min	typ	max	Unit
Port PD comparator response time	las		-	_	30	ms

INPUT AND OUTPUT FUNCTIONS

The LC66P516 has many multiplexed pins whose function is controlled by software. The function of each of these pins is shown in the following table.

Table 1. Pin functions

Name	Function			
Do/P00				
D1/P01	Ports P00 to P03 can be addressed as either a 4-bit port or four, single-bit ports. They function as data			
D2/P02	bus lines when memory is addressed. They also have halt-mode control functions. Level after reset is set by user option.			
D3/P03				
D4/P10				
D5/P11	Ports P10 to P13 can be addressed as either a 4-bit port or four, single-bit ports. They function as data			
D6/P12	bus lines when memory is addressed. Level after reset is set by user option.			
D7/P13				
A0/SI0/P20				
A1/SO0/P21	Ports P20 to P23 can be addressed as either a 4-bit port or four, single-bit ports. They function as address bus inputs when memory is addressed. Port P20 also functions as a serial data input, P21 a serial data output, P22 as a serial data clock and P23 as an interrupt request, pulsewidth measurement and event counter input using timer 0.			
A2/SCK0/P22				
A3/INT0/P23	measurement and event counter input using limber of			
A4/INT1/P30	Ports P30 to P32 can be addressed as either a 3-bit port, a 4-bit port with P33 or three, single-bit			
A5/POUT0/P31	ports. They function as address bus inputs when memory is addressed. Port P30 also functions as an interrupt request input, P31 as a square-wave output from timer 0, and P32 as a square-wave output			
A6/POUT1/P32	and a PWM output from timer 1.			
HOLD/P33	Port P33 can be addressed as either a 4-bit port with P30 to P32 or a single-bit port. It functions as the hold-mode control input when P33 is LOW and the HOLD instruction is executed. The CPU restarts when P33 goes HIGH again. Reset signals are ignored whenever HOLD/P33 is LOW, including when not in hold mode.			
A7/P40				
A8/P41	Ports P40 to P43 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with			
A9/P42	P50 to P59. They function as address bus inputs when memory is addressed.			
A10/P43				

Table 1. Pin functions-continued

Name	Function					
A11/P50						
A12/P51	Ports P50 to P53 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with					
A13/P52	P40 to P43. Ports P50 to P52 function as address bus inputs when memory is addressed.					
P53						
SI1/P60						
SO1/P61	Ports P60 to P63 can be addressed as either a 4-bit port or four, single-bit ports. Port P60 also					
SCK1/P62	functions as a serial data input, P61 as a serial data output, P62 as a serial data clock and P63 as the timer 1 event counter input.					
PIN1/P63	•					
P70						
P71	Ports P70 to P73 can be addressed as either a 4-bit port or four, single-bit ports. Input instructions re					
P72	Ports P70 to P73 can be addressed as either a 4-bit port or four, single-bit ports. Input instructions reach the contents of the output latch.					
P73						
P80						
P81	Ports PRO to PR9 can be addressed as either a 4-bit port or four cincle bit ports. Input instructions read					
P82	Ports P80 to P83 can be addressed as either a 4-bit port or four, single-bit ports. Input instructions read the contents of the cutput latch. Note that the open-drain option for P8 is p-channel.					
P83						
ĪNT2/P90						
ĪNT3/P91	Ports P90 to P93 can be addressed as either a 4-bit port or four, single-bit ports. P90 also functions as					
INT4/P92	interrupt request 2, P91 as interrupt request 3, P92 as interrupt request 4 and P93 as interrupt request 5.					
INT5/P93						
PA0						
PA1	Porto PAO la PAO con ha addressed on silher a 4 hit part on four circle hit made in a 1					
PA2	Ports PA0 to PA3 can be addressed as either a 4-bit port or four, single-bit ports. Input instructions read the contents of the output latch.					
PA3						
PB0						
PB1	Porte PRO to PRO con he addressed as either a 4 hit most as four circle hit most by the second by th					
PB2	Ports PB0 to PB3 can be addressed as either a 4-bit port or four, single-bit ports. Input instructions read the contents of the output latch.					
PB3						
PCo						
PC1	Ports PC0 to PC3 can be addressed as either a 4-bit port or four, single-bit ports. Port PC2 also					
VREF0/PC2	functions as the reference voltage input for comparator 0, and PC3, as the reference voltage input for comparators 1, 2 and 3.					
VREF1/PC3	, ,, ,					
CMP0/PD0						
CMP1/PD1	Ports PD0 to PD3 can be addressed as either a 4-bit port or four, single-bit ports. They also function					
PRS/CMP2/PD2	as comparator inputs. Port PD3 also functions as the memory program control input, and PD2 as PRS (program mode select).					
PGM/CMP3/PD3	,					
TRAPEO	Ports PEO to PE1 can be addressed as either a 2-bit port or two, single-bit ports. They also function as					
TRB/PE1	lemany-level inputs. They also function as chip enable and write enable respectively, when memory is addressed.					
(116/1 4.1	autosau.					

Table 1. Pin functions-continued

Name	Function			
OSC1	OSC1 and OSC2 function as the external ceramic resonator or RC oscillator connections. When an			
OSC2	external clock is used, OSC2 is left open.			
RES	When RES goes LOW while HOLD/P33 is HIGH, the CPU is reset.			
VPP/TEST	CPU test input. Normally connected to ground			

USER OPTIONS

Oscillator Options

There are three user options for the oscillator—an external clock, an RC oscillator and a ceramic resonator. The internal circuits of OSC1 and OSC2 for the external clock, RC oscillator and ceramic resonator options are shown in figures 1, 2 and 3, respectively. Note the Schmitt-trigger inputs for both the external clock and RC oscillator options.



Figure 1. External clock option




Figure 2. RC oscillator option




Figure 3. Ceramic resonator option

Output Options

There are two user options for the output configuration of each port. The options for all ports, excluding P8, PD and PE, are shown in figures 4 and 6, and for P8, in figures 5 and 7. Ports P2, P3, P6 and P9 have Schmitt-trigger inputs in both output configurations.




Figure 4. N-channel open-drain option for all ports except P8



Figure 5. P-channel open-drain option for port P8

The p-channel pull-up option for ports P0, P1, P4, P5, P7, PA and PB results in an n-channel sink transistor with a p-channel, active pull-up transistor configuration, and for ports P2, P3, P6 and PC, a CMOS configuration.




Figure 6. P-channel pull-up option for all ports except P8, PD and PE




Figure 7. N-channel pull-down option for port P8

Port PD comparator input and port PE ternary input modes are selected by the user program.

PROM SPECIFICATION

Specifying Programs and Options

The user-addressable memory is 0000H to 3FFFH. Addresses 0000H to 3FF7H are for user programs, and addresses 3FF8H to 3FFFH, for option specification.

Note that the n-channel open-drain outputs for ports P2, P3, P6, P7 and PA have a maximum withstand voltage of 15 V.

Output Level After Reset Option

The output level of ports P0, P1 and P8 after a CPU reset is user selectable.

Watchdog Timer Option

A watchdog timer is available to prevent program runaway.

The option specification is coded using the information shown in the following table.

Address Data bit	bit Parameter	Option			
	raianotoi	0	1		
D0		Watchdog timer function	No	Yes	
	D1	Port P0 level after reset	LOW	HIGH	
	D2	Port P1 level after reset	LOW	HIGH	
3FF8H	D3	Port P8 level after reset	LOW	HIGH	
	D4	Oscillator RC oscillator or externational clock		Ceramic resonato	
	D5 to D7	No function	Set to	0	
	D0	Port P00 output configuration			
	D1	Port P01 output configuration		Pull-up	
	D2	Port P02 output configuration	Open-drain		
3FF9H	D3	Port P03 output configuration			
SELAU	D4	Port P10 output configuration			
	D5	Port P11 output configuration			
	D6	Port P12 output configuration	Open-drain	Pull-up	
	D7	Port P13 output configuration			
	D0	Port P20 output configuration		·······	
	D1	Port P21 output configuration		CMOS	
	D2	Port P22 output configuration	Open-drain		
3FFAH	D3	Port P23 output configuration			
SI FAIT	D4	Port P30 output configuration		· · · · · · · · · · · · · · · · · · ·	
	D5	Port P31 output configuration	Open-drain CMC		
	D6	Port P32 output configuration			
ļ	D7	No function	Set to	0	

Address Data bit	Parameter	Option	Option		
			0	1	
D0 D1 D2	Port P40 output configuration				
	D1	Port P41 output configuration	Open-drain	Pull-up	
	D2	Port P42 output configuration			
3FFBH	D3	Port P43 output configuration		·	
	D4	Port P50 output configuration			
	D5	Port P51 output configuration	Open-drain	Pull-up	
	D6	Port P52 output configuration		r-un-up	
	D7	Port P53 output configuration			
	D0	Port P60 output configuration	·		
	D1	Port P61 output configuration	Open-drain	CMOS	
	D2	Port P62 output configuration	Орен-стан	CIVIOS	
3FFCH	D3	Port P63 output configuration			
011011	D4	Port P70 output configuration			
	D5	Port P71 output configuration	Open drain	6.8	
	D6	Port P72 output configuration	Open-drain	Pull-up	
	D7	Port P73 output configuration			
,	D0	Port P80 output configuration			
	D1	Port P81 output configuration		Pull-down	
	D2	Port P82 output configuration	Open-drain		
3FFDH	D3	Port P83 output configuration			
งกาบก	D4	Port P90 output configuration			
	D5	Port P91 output configuration	T	ı	
	D6	Port P92 output configuration	Open-drain	CMOS	
	D7	Port P93 output configuration	7		
	D0	Port PAO output configuration		····	
	D1	Port PA1 output configuration			
	D2	Port PA2 output configuration	Open-drain	Pull-up	
0000	D3	Port PA3 output configuration	7		
3FFEH	Đ4	Port PB0 output configuration			
Ì	D5	Port PB1 output configuration			
	D6	Port PB2 output configuration	Open-drain	Pull-up	
-	D7	Port PB3 output configuration	7		
	Do	Port PC0 output configuration		 <u>.</u> 	
	D1	Port PC1 output configuration			
3FFFH	D2	Port PC2 output configuration	Open-drain	CMOS	
	D3	Port PC3 output configuration	 		
	D4 to D7	No function	Set to	· · · · · · · · · · · · · · · · · · ·	


The assembler execute command when specifying programs and options using a Sanyo cross assembler is

LC66S.EXE. Cross-assemble the programs for an LC66516 target CPU.

PROM Programming

The PROM can be programmed using a special adapter board, W66E516DH for the 64-pin DIP and

W66E516QH for the 64-pin QIP as shown in the following figure, and a universal EPROM programmer.



Program the PROM using the M mode of the PV command of the EVA800 or EVA850. The EPROM programmer should be Intel 27128 compatible with V_{PP} = 21 V. The recommended programmers are shown in the following table. Please contact your nearest Sanyo representative if you intend to use an alternative EPROM programmer.

Note

The PV command is the EVA800/850 programmer mode command.

Manufacturer	Model		
ADVANTEST	TR4943, R4944A, R4945 or equivalent		
Sanyo	EVA850 or EVA800 special-purpose programmers		

Notes


- 1. Intel is a registered trademark of Intel Corporation.
- ADVANTEST is a registered trademark of ADVANTEST Corporation.

APPLICATION NOTES

Reset Timing

The reset signal on RES should be held LOW for a minimum of three instruction cycles after the oscillator

has stabilized to ensure correct operation, as shown in the following figure.



After a reset occurs, all I/O ports are reset to open-drain output configuration with floating outputs, except for ports P0 and P1 which both have an output level after reset option. The output configuration of each port is then set using the specified options during the eight instruction cycles after RES goes HIGH. Program execution then begins from address 0000H.

The LC66E516/P516 can be reset while in hold mode $(\overline{HOLD}/P33$ is LOW). When \overline{RES} goes LOW in hold mode, $\overline{HOLD}/P33$ must go HIGH before \overline{RES} goes HIGH again.

Reference Clock

The external circuit for a ceramic resonator is shown in figure 8, and the recommended resonator and component values, in the following table. The oscillator stabilization characteristics are shown in figure 9.




Figure 8. Ceramic resonator

Ceramic resonator	Capacitance		
Columbic resolution	C1	C2	
4 MHz Murata CSA-4.00MG	33 pF ±10%	33 pF ±10%	
4 MHz Kyocera KBR-4.0MS	33 pF ±10%	33 pF ±10%	
4 MHz Murata CST-4.00MG with internal capacitor	N/A	N/A	
4 MHz Kyocera KBR-4.0MES with internal capacitor	N/A	N/A	






Figure 9. Ceramic resonator stabilization time


The external circuit for an RC oscillator is shown in the following figure.



The external clock input connection is OSC1. The remaining oscillator connection, OSC2, should be left open as shown in the following figure.




The RC oscillator frequency is determined by the external resistor and capacitor and has only been specified for $R_{\text{ext}} = 2.2 \text{ k}\Omega$ and $C_{\text{ext}} = 100 \text{ pF}$. The frequency for other values of R_{ext} and C_{ext} can be determined from the graph in the following figure.



Preparation Procedure


The preparation procedures shown in the following figure for DIP and QIP packages should always be followed prior to mounting the packages on the sub-


strate. Note that the QIP package should be heat-soaked for 24 hours at 125 °C immediately prior to mounting.



Screening procedure

The construction of the microcontroller with a blank built-in PROM makes it impossible for Sanyo to completely factory-test it before shipping. To prove reliability of the programmed devices, the screening procedure shown in the following figure should always be followed.





Note that it is not possible to perform a write test on the blank PROM. 100% yield, therefore, cannot be guaranteed.

ORDERING INFORMATION

When ordering identical mask ROM and PROM devices simultaneously, provide an EPROM containing the target memory contents together with separate order forms for each of the mask ROM and PROM versions.

When ordering a PROM device, provide an EPROM containing the target memory contents together with an order form.

When ordering either an LC66506/556 6 Kbyte, LC66508/558 8 Kbyte or LC66512/562 12 Kbyte mask

ROM device, insert a jump command, or any similar command, to avoid executing an address beyond the range of the target device. In addition, write a 0 into all locations above 3FFFH.

A comparison of the LC66516 characteristics with those of the LC665XX mask ROM devices is shown in the following table.

Parameter	Symbol	Condition	LC66P516	LC665XX series		:
				LC6650X series	LC6655X series	Unit
		toyc = 0.92 to 10 μs	4.5 to 5.5	4.0 to 6.0	-	
Supply voltage range	Voo	toyo = 3.92 to 10 μs	-	-	2.2 to 5.5	V
		toyc = 1.96 to 10 μs	-	-	3.0 to 5.5	
		4 MHz ceramic resonator	5.0	2.5	2.5	mA
Maximum halt-mode supply current	Тнаа	4 MHz external clock	6.0	3,5	3.5	
		3 MHz (typ) RC oscillator	5.0	2.5	_	
Hold-mode release hardware delay	NHOLD		65,536	65,536	16,384	Cycles
	lHOLD	fosc = 4 MHz (toyc = 1 μs)	.≈64	≂64	-	ms
Hold-mode release time		fosc = 2 MHz (toyc = 2 μs)	-	_	≈32	
		fosc = 1 MHz (toyc = 4 μs)	-		≈64	
External RC oscillator capacitance	C _{ext}		100	100	-	pF
External RC oscillator resistance	Rest		2.2	2.7	-	kΩ
Timer 0 contents after reset or hold-mode release			FF0	FF0	FFC	Hex
Port output configuration after reset			See note.	Specified by user option	Specified by user option	
Package type			DIP64S or QIP64E	DIP64S or QIP64A	DiP64S or QIP64E	·

Note

- Ports P2 to PC are open-drain and floating.
- Ports P0 and P1 have pull-up resistances and are HIGH or LOW.
- LC6650X series is LC66506, LC66508, LC66512, LC66516
- LC6655X series is LC66556, LC66558, LC66562, LC66566

A breakdown of the LC66 series devices, which includes the LC66516B and LC665XX devices, is shown in the following table.

Device	Pins	ROM capacity	RAM capacity	Package type
LC66304A/306A/308A	42/48	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48E
LC66354A/356A/358A	42/46	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48E
LC66354S [♥] /356S [♥] /358S [♥]	44	4/6/8 Kbyte ROM	512 bytes	QIP44M
LC66E308	42/48	8 Kbyte EPROM	512 byles	DIC42S or QIC48
LC66P308	42/48	8 Kbyte PROM	512 bytes	DIP42S or QIP48E
LC66404A/406A/408A	42/48	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48E
LC66E408	42/48	8 Kbyte EPROM	512 bytes	DIC42S or QIC48
LC66P408	42/48	8 Kbyte PROM	512 bytes	DIP42S or QIP48E
LC66506B/508B/512B/516B	64	6/8/12/16 Kbyte ROM	512 bytes	DIP64S or QIP64A
LC66556A/558A/562A/566A	64	6/8/12/16 Kbyte ROM	512 byles	DIP64S or QIP64E
LC66E516	64	16 Kbyte EPROM	512 bytes	DIC64S or QIC64
LC66P516	64	16 Kbyte PROM	512 bytes	DIP64S or QIP64E

Note

 ∇ = under development

Sanyo ROM Services

Sanyo offers various services at nominal charges. These include ROM writing, ROM reading, and package

stamping and screening. Contact your local Sanyo representative for further information.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any
 - and all claims and litigation and all damages, cost and expenses associated with such use:

 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.