

9 Jul ,1997

MITSUBISHI LSIs

**M5M51016BTP,RT-70L,-10L-I,
-70LL,-10LL-I**

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51016BTP, RT are a 1048576-bit CMOS static RAM organized as 65536 word by 16-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low stand-by current and low operation current and ideal for the battery back-up application.

The M5M51016BTP,RT are packaged in a 44-pin thin small outline package which is a high reliability and high density surface mount device (SMD). Two types of devices are available. M5M51016BTP(normal lead bend type package), M5M51016BRT (reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

FEATURES


| Type name | Access time (max) | Power supply current | |
|--|----------------------|---|-------------------|
| | | Active (max) | stand-by (max) |
| M5M51016BTP,RT-70L M5M51016BTP,RT-10L | 70ns 100ns | 200µA (Vcc = 5.5V) | |
| M5M51016BTP,RT-70LL M5M51016BTP,RT-10LL | 70ns 100ns | 30mA (1MHz) 40µA (Vcc = 5.5V) 0.3µA (Vcc = 3.0V, typ) | |

- Single +5.0V power supply
- Low stand-by current 0.3µA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by CS, BC1 & BC2
- Data hold on +2V power supply
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package


M5M51016BTP,RT 44pin 400mil TSOP(II)

APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW)

Outline 44P3W - H (400mil TSOP Normal Bend)



Outline 44P3W - J (400mil TSOP Reverse Bend)

NC : NO CONNECTION

MITSUBISHI LSIs
**M5M51016BTP, RT-70L,-10L-I,
-70LL,-10LL-I**
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the M5M51016B series are determined by a combination of the device control inputs $\overline{BC_1}$, $\overline{BC_2}$, CS, \overline{W} and \overline{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level W overlaps with the low level $\overline{BC_1}$ and/or $\overline{BC_2}$ and the high level CS. The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of W , $\overline{BC_1}$, $\overline{BC_2}$ or CS, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the databus contention problem in the write cycle is eliminated.

A read cycle is executed by setting W at a high level and \overline{OE} at a low level while $\overline{BC_1}$ and/or $\overline{BC_2}$ and CS are in an active state. ($\overline{BC_1}$ and/or $\overline{BC_2}=L$, CS=H)

When setting $\overline{BC_1}$ at a high level and the other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enabled, and lower-Byte are in a non-selectable mode. And when setting $\overline{BC_2}$ at a high level and the other pins are in an active state, lower-Byte are in a selectable mode and upper-Byte are in a non-selectable mode.


When setting $\overline{BC_1}$ and $\overline{BC_2}$ at a high level or CS at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{BC_1}$, $\overline{BC_2}$ and CS. The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during powerfailure or power-down operation in the non-selected mode.

| CS | $\overline{BC_1}$ | $\overline{BC_2}$ | \overline{W} | \overline{OE} | Mode | DQ1~8 | DQ9~16 | I_{CC} |
|----|-------------------|-------------------|----------------|-----------------|------------------|--------|--------|----------|
| L | X | X | X | X | Non selection | High-Z | High-Z | Stand-by |
| X | H | H | X | X | Non selection | High-Z | High-Z | Stand-by |
| H | H | L | L | X | Upper-Byte Write | High-Z | Din | Active |
| H | H | L | H | L | Upper-Byte Read | High-Z | Dout | Active |
| H | H | L | H | H | — | High-Z | High-Z | Active |
| H | L | H | L | X | Lower-Byte Write | Din | High-Z | Active |
| H | L | H | H | L | Lower-Byte Read | Dout | High-Z | Active |
| H | L | H | H | H | — | High-Z | High-Z | Active |
| H | L | L | X | — | Word Write | Din | Din | Active |
| H | L | L | H | L | Word Read | Dout | Dout | Active |
| H | L | L | H | H | — | High-Z | High-Z | Active |

(High-Z=High-impedance)

BLOCK DIAGRAM



MITSUBISHI LSIs
**M5M51016BTP,RT-70L,-10L-I,
-70LL,-10LL-I**
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|--------|-----------------------|---------------------|-------------------|------|
| Vcc | Supply voltage | With respect to GND | -0.3 ~ 7 | V |
| VI | Input voltage | | -0.3* ~ Vcc + 0.3 | V |
| VO | Output voltage | | 0 ~ Vcc | V |
| Pd | Power dissipation | Ta=25 °C | 1 | W |
| Topr | Operating temperature | | -40 ~ 85 | °C |
| Tstg | Storage temperature | | -65 ~ 150 | °C |

* -3.0V in case of AC (Pulse width \leq 50ns)

DC ELECTRICAL CHARACTERISTICS (Ta= - 40 ~ 85°C, Vcc=5.0V \pm 10 %, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------|---|---|-----------|-----|----------|---------|
| | | | Min | Typ | Max | |
| VIH | High-level input voltage | | 2.2 | | Vcc+0.3V | V |
| VIL | Low-level input voltage | | -0.3* | | 0.8 | V |
| VOH1 | High-level output voltage 1 | IOH = -1mA | 2.4 | | | V |
| VOH2 | High-level output voltage 2 | IOH = -0.1mA | Vcc-0.5V | | | V |
| VOL | Low-level output voltage | IOL = 2mA | | | 0.4 | V |
| I _I | Input current | VI = 0 ~ Vcc | | | \pm 1 | μ A |
| Io | Output current in off-state | \overline{BC}_1 and \overline{BC}_2 = VIH or CS = VIL or OE = VIH, VI/O = 0 ~ Vcc | | | \pm 1 | μ A |
| Icc1w | Word operation (16bit) Active supply current (AC,MOS level) | \overline{BC}_1 and $\overline{BC}_2 \leq 0.2V$, CS \geq Vcc - 0.2V other inputs $\leq 0.2V$ or Vcc - 0.2V Output-open(duty 100%) | Min cycle | 63 | 95 | mA |
| | | | 1MHz | 7 | 30 | mA |
| Icc2w | Word operation (16bit) Active supply current (AC,TTL level) | \overline{BC}_1 and \overline{BC}_2 = VIL, CS = VIH other inputs = VIH or VIL Output-open(duty 100%) | Min cycle | 66 | 100 | mA |
| | | | 1MHz | 10 | 30 | mA |
| Icc1b | Byte operation (8bit) Active supply current (AC,MOS level) | $(\overline{BC}_1 \geq Vcc - 0.2V \text{ and } \overline{BC}_2 \leq 0.2V)$ or $(\overline{BC}_1 \leq 0.2V \text{ and } \overline{BC}_2 \geq Vcc - 0.2V)$, CS \geq Vcc - 0.2V other inputs $\leq 0.2V$ or Vcc - 0.2V Output-open(duty 100%) | Min cycle | 35 | 70 | mA |
| | | | 1MHz | 6 | 15 | mA |
| Icc2b | Byte operation (8bit) Active supply current (AC,TTL level) | $(\overline{BC}_1 = VIH \text{ and } \overline{BC}_2 = VIL)$ or $(\overline{BC}_1 = VIL \text{ and } \overline{BC}_2 = VIH)$, CS = VIH other inputs = VIH or VIL Output-open(duty 100%) | Min cycle | 38 | 70 | mA |
| | | | 1MHz | 6 | 15 | mA |
| Icc3 | Stand-by current | 1) CS $\leq 0.2V$, other inputs = 0 ~ Vcc 2) $\overline{BC}_1, \overline{BC}_2 \geq Vcc - 0.2V$, CS \geq Vcc - 0.2V other inputs = 0 ~ Vcc | -L | | 200 | μ A |
| | | | -LL | | 40 | μ A |
| Icc4 | Stand-by current | \overline{BC}_1 and \overline{BC}_2 = VIH or CS = VIL, other inputs = 0 ~ Vcc | | | 3 | mA |

* -3.0V in case of AC (Pulse width \leq 30ns)

CAPACITANCE (Ta= - 40 ~ 85°C , Vcc=5.0V \pm 10 %, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|--------|---|----------------------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| CI | Input capacitance (except $\overline{BC}_1, \overline{BC}_2$) | VI=GND, VI=25mVrms, f=1MHz | | | 6 | pF |
| CIBC | Input capacitance ($\overline{BC}_1, \overline{BC}_2$) | VI=GND, VI=25mVrms, f=1MHz | | | 9 | pF |
| CO | Output capacitance | VO=GND, VO=25mVrms, f=1MHz | | | 8 | pF |

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is Vcc = 5.0V, Ta = 25°C

9 Jul 1997

MITSUBISHI LSIs
M5M51016BTP,RT-70L,-10L-I,
-70LL,-10LL-I
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = -40 \sim 85^\circ C$, $V_{CC} = 5.0V \pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level $V_{IH} = 2.4V$, $V_{IL} = 0.6V$
 Input rise and fall time 5ns
 Reference level $V_{OH} = 1.5V$, $V_{OL} = 1.5V$
 Output loads Fig.1, $C_L = 100pF(-10L,-10LL)$
 $C_L = 30pF (-70L,-70LL)$
 $C_L = 5pF$ (for t_{en} , t_{dis})
 Transition is measured $\pm 500mV$ from steady state voltage. (for t_{en} , t_{dis})




Fig.1 Output load



(2) READ CYCLE

| Symbol | Parameter | Limits | | | | Unit | |
|----------------|------------------------------------|-------------------------|-----|-------------------------|-----|------|--|
| | | M5M51016B -70L,-70LL | | M5M51016B -10L,-10LL | | | |
| | | Min | Max | Min | Max | | |
| t_{CR} | Read cycle time | 70 | | 100 | | ns | |
| $t_{a(A)}$ | Address access time | | 70 | | 100 | ns | |
| $t_{a(BC1)}$ | Byte control 1 access time | | 70 | | 100 | ns | |
| $t_{a(BC2)}$ | Byte control 2 access time | | 70 | | 100 | ns | |
| $t_{a(CS)}$ | Chip select access time | | 70 | | 100 | ns | |
| $t_{a(OE)}$ | Output enable access time | | 35 | | 50 | ns | |
| $t_{dis(BC1)}$ | Output disable time after BC1 high | | 25 | | 35 | ns | |
| $t_{dis(BC2)}$ | Output disable time after BC2 high | | 25 | | 35 | ns | |
| $t_{dis(CS)}$ | Output disable time after CS low | | 25 | | 35 | ns | |
| $t_{dis(OE)}$ | Output disable time after OE high | | 25 | | 35 | ns | |
| $t_{en(BC1)}$ | Output enable time after BC1 low | 10 | | 10 | | ns | |
| $t_{en(BC2)}$ | Output enable time after BC2 low | 10 | | 10 | | ns | |
| $t_{en(CS)}$ | Output enable time after CS high | 10 | | 10 | | ns | |
| $t_{en(OE)}$ | Output enable time after OE low | 5 | | 5 | | ns | |
| $t_{v(A)}$ | Data valid time after address | 10 | | 10 | | ns | |

(3) WRITE CYCLE

| Symbol | Parameter | Limits | | | | Unit | |
|----------------|---|-------------------------|-----|-------------------------|-----|------|--|
| | | M5M51016B -70L,-70LL | | M5M51016B -10L,-10LL | | | |
| | | Min | Max | Min | Max | | |
| t_{CW} | Write cycle time | 70 | | 100 | | ns | |
| $t_{w(W)}$ | Write pulse width | 55 | | 75 | | ns | |
| $t_{su(A)}$ | Address set up time | 0 | | 0 | | ns | |
| $t_{su(A-WH)}$ | Address set up time with respect to \bar{W} | 65 | | 85 | | ns | |
| $t_{su(BC1)}$ | Byte control 1 setup time | 65 | | 85 | | ns | |
| $t_{su(BC2)}$ | Byte control 2 setup time | 65 | | 85 | | ns | |
| $t_{su(CS)}$ | Chip select set up time | 65 | | 85 | | ns | |
| $t_{su(D)}$ | Data set up time | 30 | | 40 | | ns | |
| $t_{h(D)}$ | Data hold time | 0 | | 0 | | ns | |
| $t_{rec(W)}$ | Write recovery time | 0 | | 0 | | ns | |
| $t_{dis(W)}$ | Output disable time from W low | | 25 | | 35 | ns | |
| $t_{dis(OE)}$ | Output disable time from \bar{OE} high | | 25 | | 35 | ns | |
| $t_{en(W)}$ | Output enable time from \bar{W} high | 5 | | 5 | | ns | |
| $t_{en(OE)}$ | Output enable time from OE low | 5 | | 5 | | ns | |


MITSUBISHI LSIs
M5M51016BTP, RT-70L,-10L-I,
-70LL,-10LL-I
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

(4) TIMING DIAGRAMS**Read cycle****Write cycle (W control mode)**


9 Jul 1997

MITSUBISHI LSIs
M5M51016BTP, RT-70L,-10L-I,
-70LL,-10LL-I
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

Write cycle (\overline{BC} control mode)



Write cycle (CS control mode)



Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while CS high overlaps \overline{BC}_1 and/or \overline{BC}_2 low and \overline{W} low.

5: When the falling edge of \overline{W} is simultaneously or prior to the falling edge of \overline{BC}_1 and/or \overline{BC}_2 or rising edge of CS, the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

MITSUBISHI LSIs
**M5M51016BTP,RT-70L,-10L-I,
-70LL,-10LL-I**
1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM


POWER DOWN CHARACTERISTICS(1) ELECTRICAL CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------------|--|--|--------|-----|----------------|---------------|
| | | | Min | Typ | Max | |
| V _{CC} (PD) | Power down supply voltage | | 2.0 | | | V |
| V _I (BC) | Byte control input $\overline{\text{BC}1}$ & $\overline{\text{BC}2}$ | 2.2V $\leq V_{CC(PD)}$ | 2.2 | | | V |
| | | 2.0V $\leq V_{CC(PD)} \leq 2.2V$ | | | $V_{CC(PD)}$ | |
| V _I (CS) | Chip select input CS | 4.5V $\leq V_{CC(PD)}$ | | | 0.8 | V |
| | | $V_{CC(PD)} < 4.5V$ | | | 0.2 | |
| I _{CC} (PD) | Power down supply current | V _{CC} = 3V 1) CS $\leq 0.2V$ other inputs = 0 ~ 3V | -L | | | μA |
| | | 2) $\overline{\text{BC}1}$ & $\overline{\text{BC}2} \geq V_{CC} - 0.2V$, CS $\geq V_{CC} - 0.2V$, other inputs=0~3V | -LL | 0.3 | 20 (Note 7) | |

Note7. $I_{CC(PD)} = 1\mu\text{A}$ in case of $T_a = 25^\circ\text{C}$ (2) TIMING REQUIREMENTS ($T_a = -40 \sim 85^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------------------|--------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _{su} (PD) | Power down set up time | | 0 | | | ns |
| t _{rec} (PD) | Power down recovery time | | 5 | | | ms |

(3) POWER DOWN CHARACTERISTICS

BC control mode

CS control mode

