查询SN75ALS171ADW供应商

捷多邦,专业PCB打场N75ALS474争SN475ALS171A TRIPLE DIFFERENTIAL BUS TRANSCEIVERS

SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

- Three Bidirectional Transceivers
- Driver Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- Two Skew Limits Available
- Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Pulse Skew ... 5 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Features Independent Driver Enables and Combined Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltages Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedances . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ±300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

description

The SN75ALS171 and the SN75ALS171A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines, and each driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the drivers and receivers meet ITU Recommendation V.11. The SN75ALS171A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS171 and the SN75ALS171A operate from a single 5-V power supply. The drivers and receivers have individual active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential output and the receiver differential input pairs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or V_{CC} is at 0 V. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS171 and the SN75ALS171A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



	or J PA (Top VI		
1R [20] 1B
1DE	2	19] 1A0
1D [3	18] <u>RE</u>
GND [4	17	CDE
GND [5	16] v _{cc}
2R [6	15] 2B
2DE [7	14] 2A
2D [8	13] 3B
3R [9	12] 3A
3DE [10	11] 3D

SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

Function Tables

EACH DRIVER

INPUT	NPUT ENABLES		OUT	PUTS
D	DE	CDE	Α	В
Н	Н	Н	Н	L
L	н	Н	L	н
Х	L	Х	Z	Z
х	х	L	Z	Z

EACH RECEIVER

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.3 V$	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \leq -0.3 V$	L	L
Х	Н	Z
Open	L	н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


AVAILABLE OPTIONS

SKEW LIMIT	PART NUMBER				
10 ns	SN75ALS171DW	SN75ALS171J			
5 ns	SN75ALS171ADW				



SLLS056D – AUGUST 1987 – REVISED SEPTEMBER 1995


17 CDE G5 2 **5EN1** 1DE 7 2DE 5EN2 10 3DE 5EN3 18 RE EN4 19 1▽ 1**A** \triangleright 3 1D 20 1▽ 1B 1 1 1R -▽ 4 Г 14 8 \triangleright 2▽ 2A 2D 15 2▽ 2B 1 6 ▽4 2R П 12 _11 \triangleright 3▽ 3A 3D 13 3▽ 3B 1 9 ▽ 4 3R ⊥



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs

logic symbol[†]



logic diagram (positive logic)



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	$\ldots \ldots -7$ V to 12 V
Enable input voltage, V _I	
Continuous total power dissipation	
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package .	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal (separately or common mode), VI or VIC		-7		12	V
High-level input voltage, VIH	D, CDE, DE, and RE	2			V
Low-level input voltage, VIL	D, CDE, DE, and RE			0.8	V
Differential input voltage, VID (see Note 2)				±12	V
	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
	Driver			60	~ ^
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, T _A		0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	II = -18 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
Vон	High-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -55 mA	2.7			V
V _{OL}	Low-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	V
VOD1	Differential output voltage	IO = 0		1.5		6	V
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 VOD1 or 2§	2.5	5	5 V
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage¶					±0.2	V
Voc	Common-mode output voltage	R _L = 54 Ω or 100 Ω,	See Figure 1			3 -1	V
∆ V _{OC}	Change in magnitude of common-mode output voltage					±0.2	V
1 ₀	Output current	Output disabled, See Note 3	$V_0 = 12 V$ $V_0 = -7 V$			1 -0.8	mA
ін	High-level enable-input current	D and DE CDE	V _{IH} = 2.7 V			20 60	
IL.	Low-level enable-input current	D and DE	V _{IL} = 0.4 V			-100	μA
·IL		CDE				-900	
			$V_{O} = -6 V$			-250	
los	Short-circuit output current	V _O = 0		-150		-150	mA
03		AO = ACC				250	
		V _O = 8 V			-	250	
lcc	Supply current	No load	Outputs enabled Outputs disabled		69 57	90 78	mA

[†] The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. [‡] All typical values are at V_{CC} = 5 V and T_A = 25°C. [§] The minimum V_{OD2} with 100-W load is either 1/2 V_{OD2} or 2 V, whichever is greater.

 $\P_{\Delta}|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP†	MAX	UNIT
		ALS171	R _L = 54 Ω,	See Figure 3,	3		13	
		ALS171A	C _L = 50 pF		6		11	
^t d(OD)	Differential output delay time	ALS171	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{I} = 60 \text{ pF},$	$\begin{array}{c c c c c c c c c } & & & & & & & & & & & & & & & & & & &$	ns			
		ALS171A	$R_{L2} = 75 \Omega,$	See Figure 0	6		11	
•	D. I I T		$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,		1	5	ns
t _{sk(p)}	Pulse skew [‡]		$R_{L1} = R_{L3} = 165 \Omega$, $C_L = 60 \text{ pF}$,			1	5	ns
		ALS171	R _L = 54 Ω,	C _L = 50 pF,			10	
^t sk(lim)	Skew limit§	ALS171A	See Figure 3				5	20
		ALS171	R _{L1} = R _{L3} = 165 Ω,	R _{L2} = 75 Ω,			10	110
		ALS171A	C _L = 60 pF,	See Figure 6			5	
			$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,	3	8	13	
^t t(OD)	Differential-output transition time		$\begin{aligned} R_{L1} &= R_{L3} = 165 \ \Omega, \\ C_L &= 60 \ \text{pF}, \\ \text{See Figure 6} \end{aligned}$		3	8	13	ns
^t PZH	Output enable time to high level		R _L = 110 Ω,	See Figure 4		30	50	ns
t _{PZL}	Output enable time to low level		R _L = 110 Ω,	See Figure 5		30	50	ns
^t PHZ	Output disable time from high level		R _L = 110 Ω,	See Figure 4	3	8	13	ns
^t PLZ	Output disable time from low level		R _L = 110 Ω,	See Figure 5	3	8	13	ns
^t PDE	Differential-output enable time		R _{L1} = R _{L3} = 165 Ω,	R _{L2} = 75 Ω,	8	30	45	ns
^t PDZ	Differential-output disable time		C _L = 60 pF,	See Figure 7	5	10	45	ns

† All typical values are at V_{CC} = 5 V and T_A = 25°C.
‡ Pulse skew is defined as the |t_d(ODH) - t_d(ODL)| of each channel.
§ Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.

SYM	SYMBOL EQUIVALENTS						
DATA-SHEET PARAMETER	EIA/TIA-422-B	RS-485					
Vo	V _{oa} , V _{ob}	V _{oa} , V _{ob}					
V _{OD1}	Vo	Vo					
V _{OD2}	$V_t (R_L = 100 \Omega)$	V _t (R _L = 54 Ω)					
V _{OD3}		V _t (Test Termination Measurement 2)					
V _{test}		V _{tst}					
$\Delta V_{OD} $	$ \vee_t - \overline{\vee}_t $	$ \vee_t - \overline{\vee}_t $					
Voc	V _{os}	V _{OS}					
	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $					
los	_{sa} , _{sb}						
lo	_{xa} , _{xb}	I _{ia} , I _{ib}					



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	түр†	MAX	UNIT
VIT+	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.3	V
VIT-	Negative-going input threshold voltage	V _O = 0.5 V,	IO = 8 mA	-0.3‡			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} _)				60		mV
VIK	Enable-input clamp voltage	lı = -18 mA				-1.5	V
VOH	High-level output voltage	V _{ID} = 300 mV, See Figure 8	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	$V_{ID} = -300 \text{ mV},$ See Figure 8	I _{OL} = 8 mA,			0.45	V
IOZ	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μΑ
1.		Other input = 0 V,	V _I = 12 V			1	A
1	Line input current	See Note 4	V _I = -7 V			-0.8	mA
Ιн	High-level enable-input current	V _{IH} = 2.7 V	-			60	μΑ
Ι _Ι	Low-level enable-input current	V _{IL} = 0.4 V				-300	μΑ
ri	Input resistance			12			kΩ
IOS	Short-circuit output current	V _{ID} = 300 mV,	$V_{O} = 0$	-15		-85	mA
	Supply ourrent	Outputs enabled		69	90	~^^	
ICC	Supply current	No load	Outputs disabled		57	78	mA

[†] All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

[‡] The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
t=	Propagation delay time, low- to high-level output	ALS171	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	9		19	ns	
^t PLH	Fropagation delay time, low- to high-level output	ALS171A	$C_L = 15 \text{ pF},$	11		16	115	
	Propagation dology time, high, to low lovel output	ALS171	T _A = 25°C,	9		19 16 19 16 2 5 10 5 7 14 7 14	20	
^t PHL	Propagation delay time, high- to low-level output	ALS171A	See Figure 9	11		16	ns	
t _{sk(p)}	Pulse skew§	_	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		2	5	ns	
			ALS171	C _L = 15 pF,			10	~~
^t sk(lim)	Skew limit [¶]	ALS171A	See Figure 9			5	ns	
^t PZH	Output enable time to high level	-	C _L = 15 pF,		7	14	ns	
t _{PZL}	Output enable time to low level		See Figure 10		7	14	ns	
^t PHZ	Output disable time from high level		C _L = 15 pF,		20	35	ns	
^t PLZ	Output disable time from low level		See Figure 10		8	17	ns	

[†] All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

§ Pulse skew is defined as the |tpLH-tpHL| of each channel.

Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.



SLLS056D – AUGUST 1987 – REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V_{OD} and V_{OC}








- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. C_{L} includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. C_{L} includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 8 ns, t_f
 - B. CL includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. CL includes probe and jig capacitance.

Figure 6. Driver Test Circuit and Voltage Waveforms With Double-Differential-SCSI Termination for the Load



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 8 ns, t_f


B. CL includes probe and jig capacitance.

Figure 7. Driver Differential-Enable and Disable Times With a Double-SCSI Termination




SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION








- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 9. Receiver Test Circuit and Voltage Waveforms



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 10. Receiver Test Circuit and Voltage Waveforms




SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



TYPICAL CHARACTERISTICS

Figure 11


Figure 12








SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



TYPICAL CHARACTERISTICS



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995




TYPICAL CHARACTERISTICS

Figure 18

Figure 19



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



APPLICATION INFORMATION

NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.







Figure 21. Typical Differential SCSI Application Clrcuit



SLLS056D - AUGUST 1987 - REVISED SEPTEMBER 1995



APPLICATION INFORMATION

Figure 22. Typical Differential SCSI Bus Interface Implementation



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated