查询CD4071B供应商

Data sheet acquired from Harris Semiconductor SCHS056 WWW

CMOS OR Gates

High-Voltage Types (20-Volt Rating)

CD4071B	Quad	2-Input	ÓR	Gate
CD4072B	Dual	4-Input	OR	Gate
CD4075B	Triple	3-Input	OR	Gate

CD4071B, CD4072B, and CD4075B OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of CMOS gates. The CD4071, CD4072, and CD4075 types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dualin-line plastic packages (E suffix), and in chip form (H suffix).

捷多邦,专业PCB打样工厂,24小时加急出货

CD4071B, CD4072B, CD4075B Types

Features:

- Medium-Speed Operation-tpLH, tpHL = 60 ns (typ.) at VDD = 10 V
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Standardized, symmetrical output characteristics
- Noise margin (over full package temperature range) 1 V at VDD = 5 V 2 V at VDD = 10 V 1 V at VDD = 15 V

 - 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series **CMOS Devices**"

LIMITS

MAX.


18


MIN.


3

UNITS

۷







STATIC ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC

Supply-Voltage Range (For T_A = Full Package-Temperature

is always within the following ranges:

Range)

10-2-3


CHARACTER-	CONE	DITIONS		LIMITS AT INDICATED TE				MPERATURES (°C)			UNITS	
	Vo	VIN	VDD				+25			UNITS		
	(V)	(V)		-55	40	+85	+125	Min.	Typ.	Max.		
Quiescent Device Current, IDD Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ	
	_	0,10	10	0.5	0,5	15	15	-	0.01	0,5		
	-	0,15	15	1	1	30	30	- 1	0.01	1		
	-	0,20	20	5	5	150	150	-	0.02	5		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-]	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	-		
Output Voltage:	-	0,5	5	0.05			-	0	0.05			
Low-Level, VOL Max.	-	0,10	10	0.05			-	0	0.05	v		
VOL Max.	-	0,15	15	0.05			-	0	0.05			
Output Voltage:		0,5	5		4	.95	0.0	4.95	5	-	1 ×	
High-Level,		0,10	10	9.95			9.95	10	-			
VOH Min.		0,15	15	14.95			14.95	15	-			
Input Low	0.5, 4.5	-	. 5	1.5			_	- 1	1.5	v		
Voltage,	1, 9	-	10	3				+	-		3	
VIL Max.	1.5,13.5	÷	15	4			_	—	4			
Input High	4.5	-	5	3.5			3.5		-			
Voltage, VIH Min.	9		10	7			7	-				
	13.5	-	15	11			11	-,	-			
Input Current DF	ст. Г	0,18	18	±0.1	±0.1	±1	±1	<u> </u>	±10 ⁻⁵	±0.1	μA	

For maximum reliability, nominal operating conditions should be selected so that operation

班片 odf.dzsc.com


CD4071B, CD4072B, CD4075B Types

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0	.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
$For T_A = -55^{\circ}C to + 100^{\circ}C$	500mW
For T _A = +100°C to +125°CDerate Linearity at 12r	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	+265°C





DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, and C_L = 50 pF, R_L = 200 k\Omega

CHARACTERISTIC	TEST CONDITIONS		ALL TYPES LIMITS		
		V _{DD} VOLTS	TYP.	MAX.	
Propagation Delay Time, ^t PHL ^{, t} PLH		5 10 15	125 60 45	250 120 90	ns
Transition Time, ^t THL ^{, t} TLH		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, CIN	Any Input	1 - 1	5	7.5	pF





Schematic diagram for CD4071B (1 of 4 identical gates).





LOAD CAPACITANCE (CL)-pr 9205-29117 Fig. 2 - Typical propagation delay time as a function of load capacitance.







3



characteristics.

CD4071B, CD4072B, CD4075B Types








Fig. 9 - Logic diagram for CD4072B (1 of 2 identical gates).




Fig. 11 — Schemetic diagram for CD4075B (1 of 3 identical gates).







Fig. 13 - Logic diagram for CD4075B (1 of 3 identical gates).










Fig. 12 – Typical transition time as a function of load capacitance.






Fig. 14 – Typical dyanamic power dissipation as a function of frequency.

TERMINAL ASSIGNMENTS (TOP VIEW)



Chip dimensions and pad layout for CD4071B.



COMMERCIAL CMOS HIGH VOLTAGE ICS

3

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated