捷多邦,专业PCB打样工厂,24小时**SNJ4AL**VCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.

DGG OR DL PACKAGE (TOP VIEW)

		\cup		- 10
OEA				OEB
LE1B				CLKENA2
2B3			54	2B4
GND [4		53	GND
2B2	5		52	2B5
2B1	6		51] 2B6
V _{CC} [7		50] v _{cc}
A1 [8		49	2B7
A2 [9		48] 2B8
A3 [10		47] 2B9
GND [11] GND
A4 [12		45	2B10
A5 [13			2B11
A6 [14			2B12
A7	15		42] 1B12
A8 [] 1B11
A9 [17		40] 1B10
GND [18			GND
A10 [19		38] 1B9
A11 [20		37] 1B8
A12 [21		36] 1B7
V _{CC} [22		35] v _{cc}
1B1 [23		34] 1B6
1B2	24		33] 1B5
GND [25			GND
1B3 [26] 1B4
LE2B	27		30	
SEL [28		29] CLK
				-


Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (OEA, OEB).

To ensure the high-impedance state during power up or power down, the output enables should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16271 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES017E – JULY 1995 – REVISED FEBRUARY 1999

Function Tables

OUTPUT ENABLE

INP	UTS	OUTI	PUTS
OEA	OEB	Α	1B, 2B
Н	Н	Z	Z
Н	L	Z	Active
L	Н	Active	Z
L	L	Active	Active

A-TO-B STORAGE ($\overline{OEB} = L$)

	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B ₀ †	2B ₀ †
L	Χ	\uparrow	L	L	Х
L	Χ	\uparrow	Н	Н	Х
Х	L	\uparrow	L	Х	L
Х	L	\uparrow	Н	A ₀	Н


B-TO-A STORAGE ($\overline{OEA} = L$)

	INPU	OUTPUT		
LE	SEL	1B	2B	Α
Н	Х	Χ	Χ	A ₀ † A ₀ †
Н	X	Χ	X	A ₀ †
L	Н	L	X	L
L	Н	Н	X	Н
L	L	Χ	L	L
L	L	Χ	Н	Н

[†] Output level before the indicated steady-state input conditions were established



logic diagram (positive logic)



SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
	IH High-level input voltage IL Low-level input voltage I Input voltage O Output voltage OH High-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ _I	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
lau	IPak lavel sylvet symmet	V _{CC} = 2.3 V		-12	mA
I _{OH} High-level output current	V _{CC} = 2.7 V		-12	IIIA	
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
la.	Low lovel output ourrent	V _{CC} = 2.3 V		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
	$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	VCC-0.	.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -6 \text{ mA}$	2.3 V	2				
VOH		2.3 V	1.7			V	
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
		3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2				
	$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2		
	$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
Va.	$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V	
VOL	lo. − 12 m∆	2.3 V			0.7	V	
	I _{OL} = 12 mA	2.7 V			0.4		
	$I_{OL} = 24 \text{ mA}$	3 V			0.55		
Ц	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ	
	V _I = 0.58 V	1.65 V	25				
	$V_{I} = 1.07 \text{ V}$	1.65 V	-25				
	$V_{I} = 0.7 V$	2.3 V	45				
II(hold)	V _I = 1.7 V	2.3 V	-45			μΑ	
	V _I = 0.8 V	3 V	75				
	V _I = 2 V	3 V	-75				
	$V_{\parallel} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
l _{OZ} §	$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
C _i Control input	$V_I = V_{CC}$ or GND	3.3 V		3.5		pF	
C _{io} A or B ports	$V_O = V_{CC}$ or GND	3.3 V		9		pF	

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		130		130		130	MHz
t _W	Pulse duration, CLK high or low				3.3		3.3		3.3		ns
	Setup time	A before CLK↑	¶		2.6		2.1		1.7		
t _{su}		B before LE	¶		1.7		1.5		1.3		ns
		CLKEN before CLK↑	¶		1.6		1.3		1		
	Hold time	A after CLK↑	¶		0.6		0.6		0.7		
th		B after LE	¶		0.9		0.9		1.1		ns
		CLKEN after CLK↑	¶		1		0.9		0.9		

This information was not available at the time of publication.



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\,\$}}\mbox{ For I/O ports, the parameter I}_{\mbox{\ensuremath{\,OZ}}}\mbox{ includes the input leakage current.}$

SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM TO (INPUT)		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFO1)	(OUTFUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		130		130		130		MHz
	CLK	В		†	1	6.2		5	1	4.3	
	В			†	1	5.3		4.7	1.4	4	20
^t pd	LE	Α		†	1	6		5.9	1.4	4.8	ns
	SEL			†	1.1	6.4		6.2	1.3	5.2	
t _{en}	OEB or OEA	B or A		†	1	6		6.1	1	5.1	ns
^t dis	OEB or OEA	B or A		†	1.4	5.4		4.6	1.7	4.2	ns

[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
				TEST CONDITIONS	TYP	TYP	TYP	UNII
		A to B	Outputs enabled		†	92	105	
	Power dissipation	AIOB	Outputs disabled	C: 0 £ 40 MU	†	61	76	
C _{pd} capacitance	capacitance	B to A	Outputs enabled	$C_L = 0$, $f = 10 MHz$	†	39	43	pF
		D IU A	Outputs disabled		†	11	13	

[†] This information was not available at the time of publication.

ENABLE AND DISABLE TIMES

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.

PROPAGATION DELAY TIMES


- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES017E - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

SCES017E - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated