



# SPICE Device Model SUP80N15-20L

## Vishay Siliconix

### N-Channel 150-V (D-S) 175°C MOSFET

#### CHARACTERISTICS


- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



# SPICE Device Model SUP80N15-20L

## Vishay Siliconix



SPECIFICATIONS ( $T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
<b>Static</b>					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	1.7		V
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} = 5\ \text{V}$ , $V_{GS} = 10\ \text{V}$	314		A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)}$	$V_{GS} = 10\ \text{V}$ , $I_D = 30\ \text{A}$	0.016	0.016	$\Omega$
		$V_{GS} = 10\ \text{V}$ , $I_D = 30\ \text{A}$ , $T_J = 125^\circ\text{C}$	0.023		
		$V_{GS} = 10\ \text{V}$ , $I_D = 30\ \text{A}$ , $T_J = 175^\circ\text{C}$	0.026		
		$V_{GS} = 4.5\ \text{V}$ , $I_D = 20\ \text{A}$	0.017		
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15\ \text{V}$ , $I_D = 30\ \text{A}$	93		S
Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 80\ \text{A}$ , $V_{GS} = 0\ \text{V}$	0.92	1	V
<b>Dynamic<sup>b</sup></b>					
Input Capacitance	$C_{iss}$	$V_{GS} = 0\ \text{V}$ , $V_{DS} = 25\ \text{V}$ , $f = 1\ \text{MHz}$	6590	6500	Pf
Output Capacitance	$C_{oss}$		510	520	
Reverse Transfer Capacitance	$C_{rss}$		320	270	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = 50\ \text{V}$ , $V_{GS} = 10\ \text{V}$ , $I_D = 80\ \text{A}$	114	110	NC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		21	21	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		33	33	
Turn-On Delay Time <sup>c</sup>	$t_{d(on)}$	$V_{DD} = 50\ \text{V}$ , $R_L = 0.93\ \Omega$ $I_D \cong 80\ \text{A}$ , $V_{GEN} = 10\ \text{V}$ , $R_G = 2.5\ \Omega$	176	20	Ns
Rise Time <sup>c</sup>	$t_r$		43	100	
Turn-Off Delay Time <sup>c</sup>	$t_{d(off)}$		43	70	
Fall Time <sup>c</sup>	$t_f$		49	135	

### Notes







- Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Guaranteed by design, not subject to production testing.
- Independent of operating temperature.



# SPICE Device Model SUP80N15-20L

Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$  UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.