

3MSPS,12-/10-/8-Bit ADCs in 6-Lead TSOT

Preliminary Technical Data

AD7276/AD7277/AD7278

FEATURES

Fast Throughput Rate: 3MSPS Specified for V_{DD} of 2.35 V to 3.6V

Low Power:

13.5 mW max at 3MSPS with 3V Supplies TBD mW typ at 1.5MSPS with 3V Supplies Wide Input Bandwidth:

70dB SNR at 1MHz Input Frequency

Flexible Power/Serial Clock Speed Management

No Pipeline Delays

High Speed Serial Interface

SPI[™]/QSPI[™]/MICROWIRE[™]/DSPCompatible

Power Down Mode: 1µA max

6-Lead TSOT Package 8-lead MSOP Package

AD7476 and AD7476A pin compatible

APPLICATIONS

Battery-Powered Systems
Personal Digital Assistants
Medical Instruments
Mobile Communications
Instrumentation and Control Systems
Data Acquisition Systems
High-Speed Modems
Optical Sensors

GENERAL DESCRIPTION


The AD7276/AD7277/AD7278 are 12-bit, 10-bit and 8-bit, high speed, low power, successive-approximation ADCs respectively. The parts operate from a single 2.35V to 3.6 V power supply and feature throughput rates up to 3 MSPS. The parts contain a low-noise, wide bandwidth track/hold amplifier which can handle input frequencies in excess of TBD MHz.

The conversion process and data acquisition are controlled using \overline{CS} and the serial clock, allowing the devices to interface with microprocessors or \overline{DSPs} . The input signal is sampled on the falling edge of \overline{CS} and the conversion is also initiated at this point. There are no pipeline delays associated with the part.

The AD7276/AD7277/AD7278 use advanced design techniques to achieve very low power dissipation at high throughput rates.

The reference for the part is taken internally from $V_{\rm DD}$. This allows the widest dynamic input range to the ADC. Thus the analog input range for the part is 0 to $V_{\rm DD}$. The conversion rate is determined by the SCLK.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. 3MSPS ADCs in a 6-lead TSOT package.
- 2. AD7476/77/78 and AD7476A/77A/78A pin compatible.
- 3. High Throughput with Low Power Consumption.
- 4. Flexible Power/Serial Clock Speed Management.

The conversion rate is determined by the serial clock allowing the conversion time to be reduced through the serial clock speed increase. This allows the average power consumption to be reduced when a power-down mode is used while not converting. The part also features a power-down mode to maximize power efficiency at lower throughput rates. Current consumption is 1 µA max when in Power-Down mode.

- 5. Reference derived from the power supply.
- 6. No Pipeline Delay.

The parts feature a standard successive-approximation ADC with accurate control of the sampling instant via a $\overline{\text{CS}}$ input and once-off conversion control.

REV. PrF (6/04)

information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks

AD7278-SPECIFICATIONS

(V_DD=+2.35 V to +3.6 V, f_SCLK=52 MHz, f_SAMPLE=3 MSPS unless otherwise noted; $T_A\!=\!T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Parameter	B Grade ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			f _{IN} = 1MHz Sine Wave
Signal-to-Noise + Distortion (SINAD) ²	49	dB min	
Total Harmonic Distortion (THD) ²	-65	dB max	
Peak Harmonic or Spurious Noise (SFDR) ²	-65	dB max	
Intermodulation Distortion (IMD) ²			
Second Order Terms	-76	dB typ	fa= TBD kHz, fb= TBD kHz
Third Order Terms	-76	dB typ	fa= TBD kHz, fb= TBD kHz
Aperture Delay	TBD	ns typ	
Aperture Jitter	TBD	ps typ	
Full Power Bandwidth	TBD	MHz typ	@ 3 dB
Full Power Bandwidth	TBD	MHz typ	@ 0.1dB
		J.1	
OC ACCURACY Resolution	0	Bits	
	8		
Integral Nonlinearity ²	±0.3	LSB max	
Differential Nonlinearity ²	±0.3	LSB max	Guaranteed No Missed Codes to 8 Bits
Offset Error ²	±0.5	LSB max	
– 2	±TBD	LSB typ	
Gain Error ²	±0.5	LSB max	
_	±TBD	LSB typ	
Total Unadjusted Error (TUE) ²	±TBD	LSB max	
NALOG INPUT			
Input Voltage Ranges	0 to V_{DD}	Volts	
DC Leakage Current	±0.5	μΑ max	
Input Capacitance	TBD	pF typ	
OGIC INPUTS			
Input High Voltage, V _{INH}	$0.7(V_{DD})$	V min	2.35V≤Vdd≤ 2.7V
input flight voltage, vinh	2 0.7 (V DB)	V min	2.7V < Vdd≤ 2.7V 2.7V < Vdd≤ 3.6V
Innut Low Voltage V	1	V max	2.35V≤Vdd< 2.7V
Input Low Voltage, V _{INL}	$0.2(V_{DD})$	V max	2.7V ≤Vdd≤ 2.7V 2.7V ≤Vdd≤ 3.6V
Innut Cument I SCIV Die	0.8 ±0.5		Typically TBD nA, V_{IN} = 0 V or V_{DD}
Input Current, I _{IN} , SCLK Pin		μA max	Typicany TBD nA, v_{IN} – 0 v or v_{DD}
Input Current, I_{IN} , \overline{CS} Pin	±TBD 10	μA max	
Input Capacitance, C _{IN} ³	10	pF max	
LOGIC OUTPUTS			
Output High Voltage, V _{OH}	V_{DD} - 0.2	V min	I_{SOURCE} = 200 $\mu A, V_{DD}$ = 2.35 V to 3.6V
Output Low Voltage, V _{OL}	0.2	V max	$I_{SINK} = 200 \mu A$
Floating-State Leakage Current	±1	μA max	
Floating-State Output Capacitance ³	10	pF max	
Output Coding	Straight (Na	tural) Binary	
CONVERSION RATE			
Conversion Time	192	ns max	10 SCLK Cycles with SCLK at 52 MHz
Track/Hold Acquisition Time ²	50	ns max	10 COLIC GIOCO WILL COLIC UL 52 MILL
Throughput Rate	3	MSPS max	
		1,101 0 max	
POWER REQUIREMENTS	2 35/2 6	Vania lass ser	
$ m V_{DD}$	2.35/3.6	Vmin/max	Digital I/Do= OV on V
I _{DD}	0.5	4	Digital I/Ps= $0V$ or V_{DD}
Normal Mode(Static)	2.5	mA typ	V_{DD} = 2.35V to 3.6V, SCLK On or Off
Normal Mode (Operational)	4.5	mA max	V_{DD} = 2.35V to 3.6V, f_{SAMPLE} = 3MSPS
Full Power-Down Mode (Static)	1	μA max	SCLK On or Off, typically TBD nA
Full Power-Down Mode (Dynamic)	TBD	mA typ	V_{DD} = 3V, f_{SAMPLE} = 1MSPS
Pawar Dissination ⁴			
Power Dissipation ⁴ Normal Mode (Operational)	13.5	mW max	V - 3V f - 2MSDS
Normal Mode (Operational) Full Power-Down			$V_{DD} = 3V$, $f_{SAMPLE} = 3MSPS$
ruii rower-Down	3	μW max	$V_{DD} = 3V$

NOTES

¹Temperature range from -40°C to +85°C. ²See Terminology.

³Guaranteed by characterization.

⁴See Power Versus Throughput Rate section

10 Bits
10 Bits
V_{DD}
' DD
3.6 V
3.0 V
52 MHz
.=
or Off
3MSPS
nA
5:

¹Temperature range from −40°C to +85°C. ²See Terminology.

³Guaranteed by Characterization.

⁴See Power Versus Throughput Rate section.

AD7276-SPECIFICATIONS

(V_{DD} =+2.35 V to +3.6 V, f_{SCLK} =52 MHz, f_{SAMPLE} =3MSPS unless otherwise noted; $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Parameter	B Grade ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			f _{IN} = 1 MHz Sine Wave
Signal-to-Noise + Distortion (SINAD) ²	70	dB min	
Signal-to-Noise Ratio (SNR)	71	dB min	
Total Harmonic Distortion (THD) ²	-80	dB typ	
Peak Harmonic or Spurious Noise (SFDR) ²	-82	dB typ	
Intermodulation Distortion (IMD) ²			
Second Order Terms	-84	dB typ	fa= TBD kHz, fb= TBD kHz
Third Order Term	-84	dB typ	fa= TBD kHz, fb= TBD kHz
Aperture Delay	TBD	ns typ	
Aperture Jitter	TBD	ps typ	
Full Power Bandwidth	TBD	MHz typ	@ 3 dB
Full Power Bandwidth	TBD	MHz typ	@ 0.1dB
DC ACCURACY			
Resolution	12	Bits	
Integral Nonlinearity ²	±1	LSB max	
Differential Nonlinearity ²	±1	LSB max	Guaranteed No Missed Codes to 12 Bits
Offset Error ² Gain Error ²	±TBD	LSB max LSB max	
Total Unadjusted Error (TUE) ²	±TBD ±TBD	LSB max	
	±1BD	LSD IIIax	
ANALOG INPUT			
Input Voltage Ranges	0 to V _{DD}	Volts	
DC Leakage Current	±0.5	μA max	
Input Capacitance	TBD	pF typ	
LOGIC INPUTS			
Input High Voltage, V _{INH}	$0.7(V_{DD})$	V min	2.35V≤Vdd≤2.7V
T . T . T . T . T . T . T . T . T . T .	2	V min	2.7V < Vdd≤ 3.6V
Input Low Voltage, V _{INL}	$0.2(V_{DD})$	V max	2.35V≤Vdd< 2.7V
Input Current, I _{IN} ,SCLK Pin	0.8 ±0.5	V max	2.7V ≤Vdd≤ 3.6V Typically TBDnA, V _{IN} = 0 V or V _{DD}
Input Current, I_{IN} , \overline{CS} Pin	±TBD	μA max μA max	Typically TBDIIA, V _{IN} - 0 V or V _{DD}
Input Capacitance, C_{IN}^3	10	pF max	
	10	pr mux	
LOGIC OUTPUTS	W 0.2	37:	I - 200 A.V 2.25 V. to 2.6V
Output High Voltage, Voltage, V	$V_{DD} - 0.2$	V min V max	$I_{\text{SOURCE}} = 200 \mu\text{A}; V_{\text{DD}} = 2.35 \text{V} \text{ to } 3.6 \text{V}$
Output Low Voltage, V _{OL} Floating-State Leakage Current	0.2 ±1	μΑ max	I _{SINK} =200 μA
Floating-State Output Capacitance ³	10	pF max	
Output Coding	Straight (Na		
		<u></u>	/
CONVERSION RATE Conversion Time	270	no mov	14 SCLK Cycles with SCLK at 52 MHz
Track/Hold Acquisition Time ²	50	ns max ns max	14 SCLK Cycles with SCLK at 32 WHZ
Throughput Rate	3	MSPS max	See Serial Interface Section
	3	11101 O Mun	See Serial Interface Section
POWER REQUIREMENTS	2.35/3.6	V min/max	
$ m V_{DD}$ $ m I_{DD}$	2.33/3.0	V IIIII/IIIax	Digital I/Ps 0V or V _{DD}
Normal Mode(Static)	2.5	mA typ	V_{DD} = 2.35V to 3.6V, SCLK On or Off
Normal Mode (Operational)	4.5	mA max	-
Full Power-Down Mode(Static)	1	μA max	SCLK On or Off, typically TBD nA
Full Power-Down Mode(Dynamic)	TBD	mA typ	V_{DD} = 3V, f_{SAMPLE} = 1MSPS
Power Dissipation ⁴			
Normal Mode (Operational)	13.5	mW max	DD 5 SHITI EE
Full Power-Down	3	μW max	$V_{\rm DD}=3V$

Specifications subject to change without notice

¹Temperature range from -40°C to +85°C. ²See Terminology. ³Guranteed by Characterization.

⁴See Power Versus Throughput Rate section.

AD7276/AD7277/AD7278

TIMING SPECIFICATIONS¹ ($V_{DD} = +2.35 \text{ V to } +3.6 \text{ V}$; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Parameter	Limit at T _{MIN} , T _{MAX} AD7276/AD7277/AD7278	Units	Description
f _{SCLK} ²	20	KHz min ³	
00221	52	MHz max	
t _{CONVERT}	14 x t _{SCLK}		AD7276
	12 x t _{SCLK}		AD7277
	10 x t _{SCLK}		AD7278
t_{QUIET}	TBD	ns min	Minimum Quiet Time required between Bus Relinquish and start of Next Conversion
t_1	10	ns min	Minimum CS Pulse Width
t_2	TBD	ns min	CS to SCLK Setup Time
t_2 t_3 t_4	TBD	ns max	Delay from CS Until SDATA Three-State Disabled
t_4^4	TBD	ns max	Data Access Time After SCLK Falling Edge
t ₅	0.4t _{SCLK}	ns min	SCLK Low Pulse Width
t_6	0.4t _{SCLK}	ns min	SCLK High Pulse Width
t_7^4	TBD	ns min	SCLK to Data Valid Hold Time
t ₈ ⁵	TBD	ns max	SCLK Falling Edge to SDATA Three-State
	TBD	ns min	SCLK Falling Edge to SDATA Three-State
t _{power-up} ⁶	TBD	μs max	Power Up Time from Full Power-down

NOTES

¹Guaranteed by Characterization. All input signals are specified with tr=tf=5ns (10% to 90% of V_{DD}) and timed from a voltage level of 1.6 Volts.

²Mark/Space ratio for the SCLK input is 40/60 to 60/40.

 3 Minimum f_{sclk} at which specifications are guaranteed.

⁴Measured with the load circuit of Figure 1 and defined as the time required for the output to cross the Vih or Vil voltage.

⁵t₈ is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t₈, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

⁶See Power-up Time section.

Specifications subject to change without notice.




Figure 1. Load Circuit for Digital Output Timing Specifications




Figure 3. Hold time after SCLK falling edge




Figure 2. Access time after SCLK falling edge




Figure 4. SCLK falling edge to SDATA Three-State

AD7276/AD7277/AD7278

Preliminary Technical Data

Figures 5 and 6 show some of the timing parameters from the Timing Specifications table.




Figure 5. AD7276 Serial Interface Timing Diagram

Timing Example 1

From Figure 6, having $f_{SCLK} = 52$ MHz and a throughput of 3MSPS, gives a cycle time of $t_2 + 12.5(1/f_{SCLK}) + t_{ACQ} = 333$ ns. With $t_2 = TBD$ ns min, this leaves t_{ACQ} to be TBD ns. This TBD ns satisfies the requirement of TBD ns for t_{ACQ} . Figure 6 shows that, t_{ACQ} comprises of $2.5(1/f_{SCLK}) + t_8 + t_{QUIET}$, where $t_8 = TBD$ ns max. This allows a value of TBD ns for t_{QUIET} satisfying the minimum requirement of TBD ns.

Timing Example 2

Having $f_{SCLK} = 20$ MHz and a throughput of 1.5 MSPS, gives a cycle time of $t_2 + 12.5(1/f_{SCLK}) + t_{ACQ} = 666$ ns. With $t_2 = TBD$ ns min, this leaves t_{ACQ} to be TBD ns. This TBD ns satisfies the requirement of TBD ns for t_{ACQ} . From Figure 6, t_{ACQ} comprises of $2.5(1/f_{SCLK}) + t_8 + t_{QUIET}$, where $t_8 = TBD$ ns max. This allows a values of TBD ns for t_{QUIET} satisfying the minimum requirement of TBD ns.




Figure 6. Serial Interface Timing Example

Preliminary Technical Data

AD7276/AD7277/AD7278

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

Analog Input Voltage to GND0.3 V to $V_{\rm DD}$ + 0.3 V
Digital Input Voltage to GND0.3 V to TBD V
Digital Output Voltage to GND0.3 V to V_{DD} + 0.3 V
Input Current to Any Pin Except Supplies ² ±10 mA
Operating Temperature Range
Commercial (B Grade)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature150°C
6-lead TSOT Package
θ_{JA} Thermal ImpedanceTBD°C/W

 θ_{IC} Thermal Impedance.....TBD°C/W

 V_{DD} to GND.....-0.3 V to TBD V


8-lead MSOP Package	
θ_{IA} Thermal Impedance	205.9°C/W
θ_{IC} Thermal Impedance	43.74°C/W
Lead Temperature Soldering	
1 8	
Reflow (10- 30 sec)	+TBD°C
ECD	זע מפד

NOTES


¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Transient currents of up to 100 mA will not cause SCR latch up.

PIN CONFIGURATION AD7276/AD7277/AD7278







8-Lead MSOP

ORDERING GUIDE

Model	Temperature Range	Linearity Error (LSB) ¹	Package Option	Package Description	Branding Information
AD7276BUJ-REEL	-40°C to +85°C	±1 max	UJ-6	TSOT	TBD
AD7276BRM	−40°C to +85°C	±1 max	RM-8	MSOP	TBD
AD7277BUJ-REEL	-40°C to +85°C	±0.5 max	UJ-6	TSOT	TBD
AD7277BRM	−40°C to +85°C	±0.5 max	RM-8	MSOP	TBD
AD7278BUJ-REEL	−40°C to +85°C	±0.3 max	UJ-6	TSOT	TBD
AD7278BRMJ	−40°C to +85°C	±0.3 max	RM-8	MSOP	TBD

NOTES

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7276/AD7277/AD7278 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹Linearity error here refers to integral nonlinearity.

AD7276/AD7277/AD7278

Preliminary Technical Data

PIN FUNCTION DESCRIPTION

Pin	
Mnemonic	Function
$\overline{\mathbf{C}}\overline{\mathbf{S}}$	Chip Select. Active low logic input. This input provides the dual function of initiating conversion on the AD7276/AD7277/AD7278 and also frames the serial data transfer.
V_{DD}	Power Supply Input. The V_{DD} range for the AD7276/AD7277 is from +2.35V to +3.6V.
GND	Analog Ground. Ground reference point for all circuitry on the AD7276/AD7277/AD7278. All analog input signals should be referred to this GND voltage.
V_{IN}	Analog Input. Single-ended analog input channel. The input range is 0 to $V_{\rm DD}$.
SDATA	Data Out. Logic Output. The conversion result from the AD7276/AD7277/AD7278 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream from the AD7276 consists of two leading zeros followed by the 12 bits of conversion data followed by two trailing zeros, which is provided MSB first. The data stream from the AD7277 consists of two leading zeros followed by the 10 bits of conversion data followed by four trailing zeros, which is provided MSB first. The data stream from the AD7278 consists of two leading zeros followed by the 8 bits of conversion data followed by six trailing zeros, which is provided MSB first.
SCLK	Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the AD7276/AD7277/AD7278's conversion process.

Preliminary Technical Data

AD7276/AD7277/AD7278

TERMINOLOGY

Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7276/AD7277/AD7278, the endpoints of the transfer function are zero scale, a point 1/2 LSB below the first code transition, and full scale, a point 1/2 LSB above the last code transition.

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

This is the deviation of the first code transition (00 ... 000) to (00 ... 001) from the ideal, i.e, AGND + 0.5 LSB.

Gain Error

This is the deviation of the last code transition (111 . . . 110) to (111 . . . 111) from the ideal, i.e, V_{REF} – 1.5LSB after the offset error has been adjusted out.

Total Unadjusted Error

This is a comprehensive specification which includes gain, linearity and offset errors.

Track/Hold Acquisition Time

The Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within ±0.5 LSB, after the end of conversion. See Serial Interface section for more details.

Signal to Noise Ratio (SNR)

This is the measured ratio of signal to noise at the output to the A/D converter. The signal is the rms value of the sine wave input. Noise is the rms quantization error within the Nyquist bandwitdh (fs/2). The rms value of a sine wave is one half its peak to peak value divided by $\sqrt{2}$ and the rms value for the quantization noise is $q/\sqrt{12}$. The ratio is dependant on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. For an ideal N-bit converter, the SNR is defined as:

$$SNR = 6.02 N + 1.76 dB$$

Thus for a 12-bit converter this is 74 dB, for a 10-bit converter it is 62dB and for an 8-bit converter it is 50dB.

Practically, though, various error sources in the ADC cause the measured SNR to be less than the theoretical value. These errors occur due to integral and differential nonlinearities, internal AC noise sources, etc.

Signal-to- (Noise + Distortion) Ratio (SINAD)

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms value of the sine wave and noise is the rms sum of all nonfundamentals signals up to half the sampling frequency (fs/2), including harmonics but excluding dc.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. It is defined as:

THD (dB) =
$$20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 and V_6 are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_S/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7276/AD7277/AD7278 are tested using the CCIF standard where two input frequencies are used (see fa and fb in the specification page). In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

Aperture Delay

This is the measured interval between the leading edge of the sampling clock and the point at which the ADC actually takes the sample.

Aperture Jitter

This is the sample-to-sample variation in the effective point in time at which the sample is taken.

AD7276/AD7277/AD7278

Preliminary Technical Data

PERFORMANCE CURVES

Dynamic Performance curves

TPC 1, TPC 2 and TPC 3 show typical FFT plots for the AD7276, AD7277 and AD7278 respectively, at 3 MSPS sample rate and TBD KHz input tone.

TPC 4 shows the Signal-to-(Noise+Distortion) Ratio performance versus Input frequency for various supply voltages while sampling at 3 MSPS with a SCLK frequency of 52 MHz for the AD7276.

TPC 5 shows the Signal to Noise Ratio (SNR) performance versus Input frequency for various supply voltages while sampling at 3 MSPS with a SCLK frequency of 52 MHz for the AD7276.

TPC 6 shows a graph of the Total Harmonic Distortion versus Analog input signal frequency for various supply voltages while sampling at 3 MSPS with a SCLK frequency of 52 MHz for the AD7276.

TPC 7 shows a graph of the Total Harmonic Distortion versus Analog input frequency for different source impedances when using a supply voltage of TBD V, SCLK frequency of 52 MHz and sampling at a rate of 3 MSPS for the AD7276. See Analog Input section.

DC Accuracy curves


TPC 8 and TPC 9 show typical INL and DNL performance for the AD7276.


Power Requirements curves


TPC10 shows Maximum current versus Supply voltage for the AD7276 with different SCLK frequencies.

See also Power versus Throughput Rate section.

Typical Performance Characteristics









TPC 2. AD7277 Dynamic performance at 3 MSPS


AD7276/AD7277/AD7278




TPC 3. AD7278 Dynamic performance at 3 MSPS




TPC 6. THD vs. Analog Input Frequency at 3 MSPS for various Supply Voltages




TPC 4. AD7276 SINAD vs Analog Input Frequency at 3 MSPS for various Supply Voltages



TPC 7. THD vs. Analog Input Frequency for various Source Impedance




TPC 5. AD7276 SNR vs Analog Input Frequency at 3 MSPS for various Supply Voltages




TPC 8. AD7276 INL performance

AD7276/AD7277/AD7278

Preliminary Technical Data





TPC 9. AD7276 DNL performance

TPC 10. Maximum current vs Supply voltage for different SCLK frequencies.

AD7276/AD7277/AD7278

CIRCUIT INFORMATION

The AD7276/AD7277/AD7278 are fast, micropower, 12-/10-/8-Bit, single supply, A/D converters respectively. The parts can be operated from a +2.35V to +3.6V supply. When operated from any supply voltage within this range, the AD7276/AD7277/AD7278 are capable of throughput rates of 3 MSPS when provided with a 52 MHz clock.

The AD7276/AD7277/AD7278 provide the user with an on-chip track/hold, A/D converter, and a serial interface housed in a tiny 6-lead TSOT or 8-lead MSOP package, which offers the user considerable space saving advantages over alternative solutions. The serial clock input accesses data from the part but also provides the clock source for the successive-approximation A/D converter. The analog input range is 0 to $V_{\rm DD}$. An external reference is not required for the ADC and neither is there a reference on-chip. The reference for the AD7276/AD7277/AD7278 is derived from the power supply and thus gives the widest dynamic input range.

The AD7276/AD7277/AD7278 also feature a power down option to allow power saving between conversions. The Power-Down feature is implemented across the standard serial interface as described in the Modes of Operation section.

CONVERTER OPERATION

The AD7276/AD7277/AD7278 is a successive-approximation analog-to-digital converter based around a charge redistribution DAC. Figures 7 and 8 show simplified schematics of the ADC. Figure 7 shows the ADC during its acquisition phase. SW2 is closed and SW1 is in position A, the comparator is held in a balanced condition and the sampling capacitor acquires the signal on $V_{\rm IN}.$




Figure 7. ADC Acquisition Phase

When the ADC starts a conversion, see Figure 8, SW2 will open and SW1 will move to position B causing the comparator to become unbalanced. The Control Logic and the Charge Redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced the conversion is complete. The Control Logic generates the ADC output code. Figure 9 shows the ADC transfer function.




Figure 8. ADC Conversion Phase

ADC TRANSFER FUNCTION

The output coding of the AD7276/AD7277/AD7278 is straight binary. The designed code transitions occur midway between succesive integer LSB values, i.e, 0.5LSB, 1.5LSBs, etc. The LSB size is $V_{\rm DD}/4096$ for the AD7276, $V_{\rm DD}/1024$ for the AD7277 and $V_{\rm DD}/256$ for the AD7278. The ideal transfer characteristic for the AD7276/AD7277/AD7278 is shown in Figure 9.




Figure 9. AD7276/AD7277/AD7278 Transfer Characteristic

Preliminary Technical Data

TYPICAL CONNECTION DIAGRAM

Figure 10 shows a typical connection diagram for the AD7276/AD7277/AD7278. V_{REF} is taken internally from V_{DD} and as such V_{DD} should be well decoupled. This provides an analog input range of 0V to V_{DD} . The conversion result is output in a 16-bit word with two leading zeros followed by the 12-bit, 10-bit or 8-bit result. The 12-bit result from the AD7276 will be followed by two trailing zeros and the 10-bit and 8-bit result from the AD7277 and AD7278 will be followed by four and six trailing zeros respectively.

Alternatively, because the supply current required by the AD7276/AD7277/AD7278 is so low, a presision reference can be used as the supply source to the AD7276/AD7277/ AD7278. A REF19x voltage reference (REF193 for 3V) can be used to supply the required voltage to the ADC -see Figure 10. This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 3V (e.g. 5V or 15V). The REF19x will output a steady voltage to the AD7276/ 7277/7278. If the low dropout REF193 is used, the current it needs to supply to the AD7276/AD7277/ AD7278 is typically TBD mA. When the ADC is converting at a rate of 3 MSPS the REF193 will need to supply a maximum of TBD mA to the AD7276/AD7277/ AD7278. The load regulation of the REF193 is typically 10 ppm/mA (REF193, V_S= 5V), which results in an error of TBD ppm (TBD µV) for the TBD mA drawn from it. This corresponds to a TBD LSB error for the AD7276 with V_{DD}= 3V from the REF193, a TBD LSB error for the AD7277, and a TBD LSB error for the AD7278. For applications where power consumption is of concern, the Power-Down mode of the ADC and the sleep mode of the REF19x reference should be used to improve power performance. See Modes of Operation section.




Figure 10. REF193 as Power Supply to AD7276/ AD7277/AD7278

Table I provides some typical performance data with various references used as a $V_{\rm DD}$ source under the same set-up conditions.

Reference Tied	AD7276 SNR Performance	
To V _{DD}	TBD kHz Input	
AD780@3V	TBD dB	
ADR423	TBD dB	
AD780@2.5V	TBD dB	
REF192	TBD dB	
ADR421	TBD dB	
ADR291	TBD dB	

Table I. AD7276 performance for various Voltage References IC

Analog Input

Figure 11 shows an equivalent circuit of the analog input structure of the AD7276/AD7277/AD7278. The two diodes D1 and D2 provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 300mV. This will cause these diodes to become forward biased and start conducting current into the substrate. 10mA is the maximum current these diodes can conduct without causing irreversable damage to the part. The capacitor C1 in Figure 11 is typically about 4pF and can primarily be attributed to pin capacitance. The resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about TBD Ω . The capacitor C2 is the ADC sampling capacitor and has a capacitance of TBD pF typically. For ac applications, removing high frequency components from the analog input signal is recommended by use of a bandpass filter on the relevant analog input pin. In applications where harmonic distortion and signal to noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op-amp will be a function of the particular application.




Figure 11. Equivalent Analog Input Circuit

AD7276/AD7277/AD7278

Table II provides some typical performance data with various op-amps used as the input buffer under the same set-up conditions.

Op-amp in the input buffer	AD7276 SNR Performance TBD kHz Input		
AD8510	TBD dB		
AD8610	TBD dB		
AD8038	TBD dB		
AD8519	TBD dB		

Table II. AD7276 performance for various Input Buffers

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance will depend on the amount of total harmonic distortion (THD) that can be tolerated. The THD will increase as the source impedance increases and performance will degrade. TPC 7 shows a graph of the Total Harmonic Distortion versus Analog input frequency for different source impedances when using a supply voltage of TBD V and sampling at a rate of 3 MSPS.

Digital Inputs

The digital inputs applied to the AD7276/AD7277/ AD7278 are not limited by the maximum ratings which limit the analog inputs. Instead, the digitals inputs applied can go to TBDV and are not restricted by the $V_{\rm DD}$ + 0.3V limit as on the analog inputs. For example, if the AD7276/AD7277/AD7278 were operated with a $V_{\rm DD}$ of 3V then 5V logic levels could be used on the digital inputs. However, it is important to note that the data output on SDATA will still have 3V logic levels when $V_{\rm DD}=$ 3V. Another advantage of SCLK and $\overline{\rm CS}$ not being restricted by the $V_{\rm DD}$ + 0.3V limit is the fact that power supply sequencing issues are avoided. If $\overline{\rm CS}$ or SCLK are applied before $V_{\rm DD}$ then there is no risk of latch-up as there would be on the analog inputs if a signal greater than 0.3V was applied prior to $V_{\rm DD}$.

MODES OF OPERATION

The mode of operation of the AD7276/AD7277/AD7278 is selected by controlling the logic state of the \overline{CS} signal during a conversion. There are two possible modes of operation, Normal Mode and Power-Down Mode. The point at which \overline{CS} is pulled high after the conversion has been initiated will determine whether the AD7276/AD7277/AD7278 will enter Power-Down Mode or not. Similarly, if already in Power-Down then \overline{CS} can control whether the device will return to Normal operation or remain in Power-Down. These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for different application requirements.

Normal Mode

This mode is intended for fastest throughput rate performance as the user does not have to worry about any power-up times with the AD7276/AD7277/AD7278 remaining fully powered all the time. Figure 12 shows the general diagram of the operation of the AD7276/AD7277/AD7278 in this mode.

The conversion is iniated on the falling edge of \overline{CS} as described in the Serial Interface section. To ensure the part remains fully powered up at all times \overline{CS} must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of \overline{CS} . If \overline{CS} is brought high any time after the 10th SCLK falling, the part will remain powered up but the conversion will be terminated and SDATA will go back into three-state.

For the AD7276 a minimum of 14 serial clock cycles are required to complete the conversion and access the complete conversion result. For the AD7277 and AD7278 a minimum of 12 and 10 serial clock cycles are required to complete the conversion and access the complete conversion result, respectively.

 $\overline{\text{CS}}$ may idle high until the next conversion or may idle low until $\overline{\text{CS}}$ returns high sometime prior to the next conversion (effectively idling $\overline{\text{CS}}$ low).

Once a data transfer is complete (SDATA has returned to three-state), another conversion can be initiated after the quiet time, t_{QUIET} , has elapsed by bringing \overline{CS} low again.




Figure 12. Normal Mode Operation

Preliminary Technical Data

Power-Down Mode

This mode is intended for use in applications where slower throughput rates are required; either the ADC is powered down between each conversion, or a series of conversions may be performed at a high throughput rate and then the ADC is powered down for a relatively long duration between these bursts of several conversions. When the AD7276/AD7277/AD7278 is in Power-Down, all analog circuitry is powered down.

To enter Power-Down, the conversion process must be interrupted by bringing \overline{CS} high anywhere after the second falling edge of SCLK and before the 10th falling edge of SCLK as shown in Figure 13. Once \overline{CS} has been brought high in this window of SCLKs, then the part will enter Power-Down and the conversion that was intiated by the falling edge of \overline{CS} will be terminated and SDATA will go back into three-state. If \overline{CS} is brought high before the second SCLK falling edge, then the part will remain in Normal Mode and will not power-down. This will avoid accidental power-down due to glitches on the \overline{CS} line.

In order to exit this mode of operation and power the AD7276/AD7277/AD7278 up again, a dummy conversion is performed. On the falling edge of \overline{CS} the device will begin to power up, and will continue to power up as long as \overline{CS} is held low until after the falling edge of the 10th SCLK. The device will be fully powered up once 16 SCLKs have elapsed and valid data will result from the next conversion as shown in Figure 14. If \overline{CS} is brought high before the 10th falling edge of SCLK, then the AD7276/AD7277/AD7278 will go back into Power-Down again. This avoids accidental power up due to glitches on the \overline{CS} line or an inadvertent burst of 8 SCLK cycles while \overline{CS} is low. So, although the device may begin to power up on the falling edge of \overline{CS} , it will power down again on the rising edge of \overline{CS} as long as it occurs before the 10th SCLK falling edge.




Figure 13. Entering Power Down Mode




Figure 14. Exiting Power Down Mode

AD7276/AD7277/AD7278

Power-up Time

The power-up time of the AD7276/AD7277/AD7278 is TBD ns, which means that with any frequency of SCLK up to 52 MHz, one dummy cycle will always be sufficient to allow the device to power up. Once the dummy cycle is complete, the ADC will be fully powered up and the input signal will be acquired properly. The quite time $t_{\rm QUIET}$ must still be allowed from the point where the bus goes back into three-state after the dummy conversion, to the next falling edge of $\overline{\rm CS}$. When running at 3 MSPS throughput rate, the AD7276/AD7277/AD7278 will power up and acquire a signal within ± 0.5 LSB in one dummy cycle, i.e. TBD ns.

When powering up from the Power-Down mode with a dummy cycle, as in Figure 14, the track and hold which was in hold mode while the part was powered down, returns to track mode after the first SCLK edge the part receives after the falling edge of \overline{CS} . This is shown as point A in Figure 14. Although at any SCLK frequency one dummy cycle is sufficient to power the device up and acquire V_{IN}, it does not necessarily mean that a full dummy cycle of 16 SCLKs must always elapse to power up the device and acquire VIN fully; TBD ns will be sufficient to power the device up and acquire the input signal. If, for example, a 25 MHz SCLK frequency was applied to the ADC, the cycle time would be 640 ns. In one dummy cycle, 640 ns, the part would be powered up and V_{IN} acquired fully. However after TBD ns with a 25 MHz SCLK only TBD SCLK cycles would have elapsed. At this stage, the ADC would be fully powered up and the signal acquired. So, in this case the \overline{CS} can be brought high after the 10th SCLK falling edge and brought low again after a time t_{OUIET} to initiate the conversion.

When power supplies are first applied to the AD7276/ AD7277/AD7278, the ADC may either power up in the Power-Down mode or in Normal mode. Because of this, it is best to allow a dummy cycle to elapse to ensure the part is fully powered up before attempting a valid conversion. Likewise, if it is intended to keep the part in the Power-Down mode while not in use and the user wishes the part to power up in Power-Down mode, then the dummy cycle may be used to ensure the device is in Power-Down by executing a cycle such as that shown in Figure 13. Once supplies are applied to the AD7276/ AD7277/AD7278, the power up time is the same as that when powering up from the Power-Down mode. It takes approximately TBD ns to power up fully if the part powers up in Normal mode. It is not necessary to wait TBD ns before executing a dummy cycle to ensure the desired mode of operation. Instead, the dummy cycle can occur directly after power is supplied to the ADC. If the first valid conversion is then performed directly after the dummy conversion, care must be taken to ensure that adequate acquisition time has been allowed. As mentioned earlier, when powering up from the Power-Down mode, the part will return to track upon the first SCLK edge applied after the falling edge of \overline{CS} . However, when the ADC powers up initially after supplies are applied, the track and hold will already be in track. This means, assuming one has the facility to monitor the ADC supply

current, if the ADC powers up in the desired mode of operation and thus a dummy cycle is not required to change mode, then neither is a dummy cycle required to place the track and hold into track.

POWER VERSUS THROUGHPUT RATE

By using the Power-Down mode on the AD7276/AD7277/AD7278 when not converting, the average power consumption of the ADC decreases at lower throughput rates. Figure 15 shows how as the throughput rate is reduced, the device remains in its Power-Down state longer and the average power consumption over time drops accordingly.

For example, if the AD7276/AD7277/AD7278 is operated in a continuous sampling mode with a throughput rate of 500KSPS and a SCLK of 52MHz ($V_{\rm DD}$ = 3V), and the device is placed in the Power-Down mode between conversions, then the power consumption is calculated as follows. The power dissipation during normal operation is 13.5 mW ($V_{\rm DD}$ = 3V). If the power up time is one dummy cycle, i.e. 333ns, and the remaining conversion time is another cycle, i.e. 333ns, then the AD7276/AD7277/ AD7278 can be said to dissipate 13.5mW for 666ns during each conversion cycle.If the throughput rate is 500KSPS, the cycle time is 2 μ s and the average power dissipated during each cycle is (666/2000) x (13.5 mW)= 4.5mW.

Figure 15 shows the Power vs. Throughput Rate when using the Power-Down mode between conversions at 3V. The Power-Down mode is intended for use with throughput rates of approximately TBD MSPS and under as at higher sampling rates there is no power saving made by using the Power-Down mode.




Figure 15. Power vs Throughput

Preliminary Technical Data

SERIAL INTERFACE

Figures 16, 17 and 18 show the detailed timing diagram for serial interfacing to the AD7276, AD7277 and AD7278 respectively. The serial clock provides the conversion clock and also controls the transfer of information from the AD7276/AD7277/AD7278 during conversion.

The \overline{CS} signal initiates the data transfer and conversion process. The falling edge of \overline{CS} puts the track and hold into hold mode, takes the bus out of three-state and the analog input is sampled at this point. The conversion is also initiated at this point.

For the AD7276 the conversion will require 14 SCLK cycles to complete. Once 13 SCLK falling edges have elapsed the track and hold will go back into track on the next SCLK rising edge as shown in Figure 16 at point B. If the rising edge of $\overline{\text{CS}}$ occurs before 14 SCLKs have elapsed then the conversion will be terminated and the SDATA line will go back into three-state. If 16 SCLKs are considered in the cycle, the last two bits will be zeros and SDATA will return to three-state on the 16th SCLK falling edge as shown in Figure 16.

For the AD7277 the conversion will require 12 SCLK cycles to complete. Once 11 SCLK falling edges have elapsed, the track and hold will go back into track on the next SCLK rising edge, as shown in Figure 17 at point B. If the rising edge of $\overline{\text{CS}}$ occurs before 12 SCLKs have elapsed then the conversion will be terminated and the SDATA line will go back into three-state. If 16 SCLKs are considered in the cycle, the AD7277 will clock out four trailing zeros for the last four bits and SDATA will return to three-state on the 16th SCLK falling edge, as shown in Figure 17.

For the AD7278 the conversion will require 10 SCLK cycles to complete. Once 9 SCLK falling edges have

elapsed, the track and hold will go back into track on the next rising edge. If the rising edge of \overline{CS} occurs before 10 SCLKs have elapsed then the part will enter Power-Down mode. If 16 SCLKs are considered in the cycle, the AD7278 will clock out six trailing zeros for the last six bits and SDATA will return to three-state on the 16th SCLK falling edge, as shown in Figure 18.

If the user considers a 14 SCLKs cycle serial interface for the AD7276/AD7277/AD7278, $\overline{\text{CS}}$ needs to be brought high after the 14th SCLK falling edge, the last two trailing zeros will be ignored and SDATA will go back into three-state. In this case, the 3MSPS throughput could be achieved using a 45MHz clock frequency.

 $\overline{\text{CS}}$ going low clocks out the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges beginning with the 2nd leading zero. Thus the first falling clock edge on the serial clock has the first leading zero provided and also clocks out the second leading zero. The final bit in the data transfer is valid on the 16th falling edge, having being clocked out on the previous (15th) falling edge.

In applications with a slower SCLK, it is possible to read in data on each SCLK rising edge. In that case, the first falling edge of SCLK will clock out the second leading zero and it could be read in the first rising edge. However, the first leading zero that was clocked out when \overline{CS} went low will be missed unless it was not read in the first falling edge. The 15th falling edge of SCLK will clock out the last bit and it could be read in the 15th rising SCLK edge.

If \overline{CS} goes low just after one the SCLK falling edge has elapsed, \overline{CS} will clock out the first leading zero as before and it may be read in the SCLK rising edge. The next SCLK falling edge will clock out the second leading zero and it could be read in the following rising edge.




Figure 16. AD7276 Serial Interface Timing Diagram

AD7276/AD7277/AD7278




Figure 17. AD7277 Serial Interface Timing Diagram




Figure 18. AD7278 Serial Interface Timing Diagram

AD7278 in a 10 SCLK's cycle Serial Interface

For the AD7278, if $\overline{\text{CS}}$ is brought high in the 10th rising edge after the 2 leading zeros and the 8 bits of the conversion have been provided, the part can achieve a 4.2MSPS throughput rate. For the AD7278, the track and hold goes back into track in the 9th rising edge. In that case, a $f_{\text{SCLK}} = 52$ MHz and a throughput of 4.2MSPS, gives a cycle time of $t_2 + 8.5(1/f_{\text{SCLK}}) + t_{\text{ACQ}} = 238\text{ns}$. With $t_2 = \text{TBDns}$ min, this leaves t_{ACQ} to be TBDns. This TBDns satisfies the requirement of 50 ns for t_{ACQ} .

From Figure 19, t_{ACQ} comprises of $0.5(1/f_{SCLK}) + t_8 + t_{QUIET}$, where t_8 = TBDns max. This allows a value of TBDns for t_{QUIET} satisfying the minimum requirement of TBDns.




Figure 19. AD7278 in a 10 SCLK Cycle Serial Interface


Preliminary Technical Data

OUTLINE DIMENSIONS

Dimensions shown in millimeters

6-Lead Thin Small Outline Transistor Package [TSOT] (UJ-6)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-193AA

8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA