专业PCB打样**\$N54种C可273**出**\$N74HCT273** OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS068C - NOVEMBER 1988 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Contain Eight D-Type Flip-Flops
- **Direct Clear Input**
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- **Package Options Include Plastic** Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 are similar to the 'HCT377, but feature a common clear enable (CLR) input instead of a latched clock.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at CLR.

SN54HCT273...JORWPACKAGE SN74HCT273...DW, N, OR PW PACKAGE (TOP VIEW)



SN54HCT273 . . . FK PACKAGE (TOP VIEW)



The SN54HCT273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT273 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each flip-flop)

FUNCTION TABLE (each flip-flop)									
	INPUTS	OUTPUT							
CLR	CLK	D	Q						
L	Х	Х	L						
Н	\uparrow	Н	Н						
Н	\uparrow	L	L						
Н	L	X	Q ₀						

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Texas

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)





SCLS068C - NOVEMBER 1988 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}		0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) ((see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V	CC) (see Note 1)) ±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CO}	2)	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2	2): DW package	97°C/W
	N package .	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HCT273			SN74HCT273			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	Ž.	, ,	2			V
V _{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	70	0.8	0		0.8	V
VI	Input voltage		0	5	VCC	0		VCC	V
Vo	Output voltage		0	2	VCC	0		VCC	V
t _t	Input transition (rise and fall) times		90	5	500	0		500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HCT273		SN74HCT273		UNIT
	1231 C	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
Vall	\/ı	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VOH	VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7	3	3.84		٧
V	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	AI = AIH OL AIL	I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100	1	±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	2	160		80	μΑ
∆l _{CC} ‡	One input at 0.5 V Other inputs at 0 c		5.5 V		1.4	2.4	704'd	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SCLS068C - NOVEMBER 1988 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vaa	T _A = :	25°C	SN54H	CT273	SN74H	CT273	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f	Clock frequency		4.5 V	0	25	0	16	0	20	MHz
fclock	Clock frequency		5.5 V	0	28	0	19	0	23	IVII IZ
t _W Pulse duration	CLK high or low	4.5 V	20		30	_	25			
	CLK High of low	5.5 V	18		25	(F)	22		ns	
	ruise duration	CLR low	4.5 V	16		24	KE	20		115
			5.5 V	14		20	Q	17		
			4.5 V	20		30		25		
١.	Setup time before CLK↑		5.5 V	17		25		21		
t _{su} Setup time before	Setup time before CLK		4.5 V	20		30		25		ns
	CLR inactive	5.5 V	17		25		21		1	
4.	Hold time data after CLK↑		4.5 V	0		0		0		no
th Hold time data after CLK1			5.5 V	0		0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

					SN	54HCT2	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T _A = 25°C			MIN	MAX	UNIT
	(1141 01)	(0011 01)		MIN	TYP	MAX	IVIIIV	IVIAA	
I fmay I	4.5 V	25	31		16		MHz		
			5.5 V	28	37		19		IVII IZ
	CLR	l Anv l	4.5 V		15	34		50	ns
^t pd	CLR		5.5 V		12	29		42	115
t	OLD.	Anv -	4.5 V		17	<u>(</u>) 15		50	ns
^t PHL	CLR		5.5 V		15	34		42	115
t _t		Λny	4.5 V		8.	18		22	ns
		Any	5.5 V		7	19		21	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER					SN	74HCT2	73		
	FROM (INPUT)	TO (OUTPUT)	VCC	T,	λ = 25°C	;	MIN	MAX	UNIT
	(1141 01)	(0011 01)		MIN	TYP	MAX] WIIIN	IVIAA	
f			4.5 V	25	31		20		MHz
'max	[†] max	5.5 V	28	37		23		IVITZ	
	A	4.5 V		15	34		42	no	
^t pd	CLR	Any	5.5 V		12	29		36	ns
t=		l Anv 📙	4.5 V		17	34		42	20
^t PHL	CLR		5.5 V		15	29		36	ns
tţ		Anv	4.5 V		8	15		19	no
		Any	5.5 V		7	14		17	ns



operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	30	pF

PARAMETER MEASUREMENT INFORMATION **From Output** Test **High-Level** 1.3 V **Under Test Point** 1.3 V Pulse $C_L = 50 pF$ (see Note A) 3 V Low-Level 1.3 V Pulse LOAD CIRCUIT **VOLTAGE WAVEFORMS** Input 1.3 V 1.3 V **PULSE DURATIONS** - tPHL 3 V VOH Reference In-Phase 1.3 V Output Input 10% V_{OL} 10% **◄** tpHL Out-of-90% Input 0. **Phase** Output **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD AND INPUT RISE AND FALL TIMES PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated