查询74HCT573PW供应商

捷多邦,专业PCB打样SN5440环573出SN74HCT573 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS176E - MARCH 1984 - REVISED JULY 2003

Operating Voltage Range of 4.5 V to 5.5 V

- High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-µA Max I_{CC}
- Typical t_{pd} = 21 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Inputs Are TTL-Voltage Compatible SC.COM
- **Bus-Structured Pinout**

description/ordering information

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The 'HCT573 devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance

SN54HCT573 J OR W PACKAGE
SN74HCT573DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)

OE	1	U	20	
1D	2		19] 1Q
2D	3		18] 2Q
3D	4		17] 3Q
4D	5		16] 4Q
5D	6		15] 5Q
6D	7		14] 6Q
7D	8		13] 7Q
8D	9		12] 8Q
GND	10		11	LE

SN54HCT573 ... FK PACKAGE (TOP VIEW)

		(20	Ó	Ю	Vcc	á				
ап	Ĺ		3	2	1	20	19	[20	
3D 4D	K	4						18[17[╡	2Q 3Q	
3D 4D 5D		6						16[1	4Q	
6D 7D	Ę	7								5Q	
7D	þ	8	9	10	11	12		14[6Q	
			9					-			
			80	GND	Щ	80	7Q				

state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

TA	РАСКА	GE [†]	SN74HCT573DWHCT573SN74HCT573DWRHCT573SN74HCT573NSRHCT573SN74HCT573DBRHT573SN74HCT573PWSN74HCT573PW			
CL. I.	PDIP – N	Tube	SN74HCT573N	SN74HCT573N		
	SOIC - DW	Tube	SN74HCT573DW	НСТ572		
	30IC - DW	Tape and reel	SN74HCT573DWR	HC1373		
–40°C to 85°C	SOP – NS	Tape and reel	SN74HCT573NSR	HCT573		
	SSOP – DB	Tape and reel	SN74HCT573DBR	HT573		
	TSSOP – PW	Tube	SN74HCT573PW	HT573		
	1330P - PW	Tape and reel	SN74HCT573PWR	п1573		
1.0	CDIP – J	Tube	SNJ54HCT573J	SNJ54HCT573J		
–55°C to 125°C	CFP – W	Tube	SNJ54HCT573W	SNJ54HCT573W		
S LEEN	LCCC – FK	Tube	SNJ54HCT573FK	SNJ54HCT573FK		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS176E - MARCH 1984 - REVISED JULY 2003

description/ordering information (continued)

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

	FUNCTION TABLE (each latch)											
	INPUTS	OUTPUT										
OE	LE	D	Q									
L	Н	Н	Н									
L	н	L	L									
L	L	Х	Q ₀									
Н	Х	Х	z									

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	
Continuous output current, I_{Ω} (V _Q = 0 to V _{CC})	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 2): DB package	
DW package	
N package	69°C/W
NS package	60°C/W
PW package	83°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS176E - MARCH 1984 - REVISED JULY 2003

recommended operating conditions (see Note 3)

			SN	54HCT573	SN74HCT573			UNIT
			MIN	NOM MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5 矝 5.5	4.5	5	5.5	V
VIH	High-level input voltage	V_{CC} = 4.5 V to 5.5 V	2	N.	2			V
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V		0.8			0.8	V
VI	Input voltage		0	C Vcc	0		VCC	V
Vo	Output voltage		0	Vcc	0		VCC	V
$\Delta t/\Delta v$	Input transition rise/fall time		AC	500			500	ns
TA	Operating free-air temperature		-55	125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	Vee	Т	A = 25°C	;	SN54H0	CT573	SN74H0	CT573	UNIT
PARAWETER	TEST CO	NDITION3	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vau	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
∨он	VI = VIH OL VIL	I _{OH} =6 mA	4.5 V	3.98	4.3		3.7	h	3.84		v
Ve	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
Vol	VI = VIH OL VIL	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
li li	$V_{I} = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100	4	±1000		±1000	nA
loz	VO = ACC or 0		5.5 V		±0.01	±0.5	DN	±10		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			8	701	160		80	μΑ
∆lCC‡	One input at 0.5 V Other inputs at 0		5.5 V		1.4	2.4	d	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		T _A = 25°C		25°C	SN54HCT573		SN74HCT573		UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	tw Pulse duration, LE high	4.5 V	20		30	V _{IE}	25		
١W		5.5 V	17		27	RE	23		ns
+	Setup time, data before LE \downarrow	4.5 V	10		15	' <i>k</i>	13		50
t _{su}		5.5 V	9		14		12		ns
+.		4.5 V	5		05		5		20
ч'n	t _h Hold time, data after LE \downarrow	5.5 V	5		Q 5		5		ns



SCLS176E - MARCH 1984 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	Тд	∖ = 25°C	;	SN54HCT573	SN74HCT573	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
	D	Q	4.5 V		25	35	53	44	
• .	D		5.5 V		21	32	48	40	ns
^t pd	LE	Any O	4.5 V		28	35	53	44	115
	LC	Any Q	5.5 V		25	32	48	40	
+	OE	Any Q	4.5 V		26	35	53	44	ns
ten	ÛE	Ally Q	5.5 V		23	32	2 2 2 2 48	40	115
+	OE	Any O	4.5 V		23	35	53	44	ns
^t dis	ÛE	Any Q	5.5 V		22	32	48	40	115
+.		Any O	4.5 V		9	12	18	15	ns
t		Any Q	5.5 V		9	11	16	14	115

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vee	Т	λ = 25°C	;	SN54HCT573	SN74HCT573	UNIT	
FARAMETER	(INPUT) (OUTPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT	
	D	Q	4.5 V		32	52	79	65		
÷ .	D	ý	5.5 V		27	47	71	59	50	
^t pd	LE	Amy O	4.5 V		38	52	79	65	ns	
		LL	Any Q	5.5 V		36	47	Q 71	59	
•		Amy O	4.5 V		33	52	O 79	65		
ten	ŌE	Any Q	5.5 V		28	47	71	59	ns	
		4.5 V		18	42	63	53			
t		Any Q	5.5 V		16	38	57	48	ns	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	No load	50	pF




SCLS176E - MARCH 1984 - REVISED JULY 2003



PARAMETER MEASUREMENT INFORMATION

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
- characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. tpLH and tpHL are the same as tpd.




U TEXAS

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated