

August 1986 Revised February 2000

# DM7442A BCD to Decimal Decoder

## **General Description**

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.


#### **Features**

- Diode clamped inputs
- Also for application as 4-line-to-16-line decoders; 3-line-to-8-line decoders
- All outputs are high for invalid input conditions
- Typical power dissipation 140 mW
- Typical propagation delay 17 ns

## **Ordering Code:**

Order Number	Package Number	Package Description					
DM7442AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					

## Connection Diagram






# **Function Table**

No.	o. BCD Input						D	ecima	l Outp	ut				
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
I	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
N	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
V	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Α	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
- 1	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
D														

H = HIGH Level L = LOW Level

# **Logic Diagram**



# Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Voltage	2			V	
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V	
I <sub>OH</sub>	HIGH Level Output Current			-0.8	mA	
I <sub>OL</sub>	LOW Level Output Current			16	mA	
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C	

## **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	<b>Max</b> −1.5	Units	
VI	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA				V	
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.4	3.4		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$					
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max		0.2	0.4	V	
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$					
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ	
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA	
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	-18		-55	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 4)		28	56	mA	

**Note 2:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time.

Note 4:  $I_{CC}$  is measured with all outputs open and all inputs grounded.

### **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>PHL</sub>	Propagation Delay Time	C <sub>L</sub> = 15 pF			
	HIGH-to-LOW Level Output	$R_L = 400\Omega$		25	
	from A, B, C or D through			25	ns
	2 Levels of Logic				
t <sub>PHL</sub>	Propagation Delay Time				
	HIGH-to-LOW Level Output			30	
	from A, B, C or D through			30	ns
	3 Levels of Logic				
t <sub>PLH</sub>	Propagation Delay Time				
	LOW-to-HIGH Level Output			25	ns
	from A, B, C or D through			25	115
	2 Levels of Logic				
t <sub>PLH</sub>	Propagation Delay Time				
	LOW-to-HIGH Level Output			30	
	from A, B, C or D through			30	ns
	3 Levels of Logic				



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com