### 查询SN54AHC174 供应商

捷多邦,专业PCB打样SN54AH@174世SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E – JUNE 1998 – REVISED JANUARY 2000

> SN54AHC174...J OR W PACKAGE SN74AHC174...D, DB, DGV, N, OR PW PACKAGE

> > (TOP VIEW)

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

### description

The 'AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{CLR}$ ) input and are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54AHC174 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC174 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE (each flip-flop)												
		OUTPUT											
	CLR	Q											
	L	Х	Х	L									
1	Н	Ŷ	Н	н									
	Ho	$\uparrow$	L	L									
	Н	L	Х	Q <sub>0</sub>									



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.



CLR 16 VCC 1Q [ 15 6Q 14 6D 1D 3 2D [ 13 5D 4 2Q 🛛 5 12 5Q 3D 🛛 6 11 4D 10 4Q 3Q 🛛 7 9 CLK GND 8 SN54AHC174 ... FK PACKAGE (TOP VIEW)



NC – No internal connection

### SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS425E – JUNE 1998 – REVISED JANUARY 2000

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

### logic diagram (positive logic)



**To Five Other Channels** 

Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



SCLS425E - JUNE 1998 - REVISED JANUARY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_OK$ ( $V_O < 0$ or $V_O > V$ Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note	<ul> <li>CC)</li> <li>D package</li> <li>DB package</li> <li>DGV package</li> <li>N package</li> </ul>	$\begin{array}{cccc} -0.5 \mbox{ V to 7 V} \\ -0.5 \mbox{ V to V}_{CC} + 0.5 \mbox{ V} \\ -20 \mbox{ mA} \\ \pm 20 \mbox{ mA} \\ \pm 25 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ -73^{\circ}\mbox{C/W} \\ 82^{\circ}\mbox{C/W} \\ -120^{\circ}\mbox{C/W} \\ 67^{\circ}\mbox{C/W} \end{array}$
Storage temperature range, T <sub>stg</sub>		

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

			SN54A	HC174	SN74A	HC174		
			MIN	MAX	MIN MAX		UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0 🗸	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$	20	-50		-50	μΑ	
IOH	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V	RC	-4		-4	m۸	
		$V_{CC}$ = 5 V ± 0.5 V	Y	-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μΑ	
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA	
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		8		8	IIIA	
Δt/Δv	Input transition rice or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	nc/\/	
Δι/Δν	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

### recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



### SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS425E – JUNE 1998 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Т	λ = 25°C	;	SN54AH	IC174	SN74AI	HC174	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
VOH		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48	M	2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	N.	3.8		
		2 V			0.1	-0	0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	67	0.1		0.1	
VOL		4.5 V			0.1	$n_Q$	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	PPC	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	4	0.5		0.44	
Ц	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V to 5.5 V			± 0.1		± 1*		± 1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		1.7	10				10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54A	HC174	SN74A	HC174	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw Pulse duration		CLR low	5		5 5 10 M		5	5	
tw		CLK high or low	5				5		ns
	Setup time before CLK↑	Data			6		6		50
<sup>t</sup> su	CLR inactive		3		3		3		ns
th	Hold time, data after $CLK^\uparrow$		0		0		0		ns

## timing requirements over recommended operating free-air temperature range, V\_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54A	HC174	SN74A	HC174	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t Dulas duration	Pulse duration	CLR low	5		5	~	5		50
tw		CLK high or low	5		5	5.4	5		ns
	Setup time before CLK↑	Data			4.5	Nr.	4.5		
t <sub>su</sub>	Setup time before CERT	CLR inactive	2.5		2.5		2.5		ns
th	Hold time, data after $CLK^\uparrow$		0.5		0.5		0.5		ns



SCLS425E - JUNE 1998 - REVISED JANUARY 2000

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO	LOAD	T <sub>A</sub> = 25°C			SN54AHC174		SN74AHC174		UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
4			CL = 15 pF	95*	170*		80*		80		MHz			
fmax			CL = 50 pF	55	130		50	2	50		IVITIZ			
<sup>t</sup> PHL	CLR	Any Q	CL = 15 pF		4.5*	11.4*	1*	13.5*	1	13.5	ns			
<sup>t</sup> PLH	CLK	Amy 0	Ci 15 pF		5.8*	11*	1*	13*	1	13				
<sup>t</sup> PHL	ULK	Ally Q	Ally Q	Any Q		C <sub>L</sub> = 15 pF		5.8*	11*	1*	<b>4</b> 13*	1	13	ns
<sup>t</sup> PHL	CLR	Any Q	CL = 50 pF		6	14.9	2	17	1	17	ns			
<sup>t</sup> PLH	CLK	Amy 0	C: 50 pF		7.5	14.5	01	16.5	1	16.5				
<sup>t</sup> PHL	ULK	Any Q	C <sub>L</sub> = 50 pF		7.5	14.5	<b>Q</b> 1	16.5	1	16.5	ns			
t <sub>sk(o)</sub>			CL = 50 pF			1.5**				1.5	ns			

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	<b>₄ = 25°C</b>	;	SN54A	HC174	SN74AI	HC174	UNIT
PARAMETER	COUTPUT) COUTPUT) C		(OUTPUT) CAPACITANCE		TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	130*	240*		110*		110		MHz
fmax			C <sub>L</sub> = 50 pF	90	180		80	2	80		MILZ
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 15 pF		3*	7.6*	1*	9*	1	9	ns
<sup>t</sup> PLH	CLK	Any Q	$C_{1} = 15 \text{ pF}$		4.1*	7.2*	1*	8.5*	1	8.5	ns
<sup>t</sup> PHL	-	Any Q	C <sub>L</sub> = 15 pF		4.1*	7.2*	1*	<sup>4</sup> 8.5*	1	8.5	115
<sup>t</sup> PHL	CLR	Any Q	CL = 50 pF		4.2	9.6	57)	11	1	11	ns
<sup>t</sup> PLH	CLK	Apy O	$C_{1} = 50 \text{ pF}$		5.5	9.2	201	10.5	1	10.5	ns
<sup>t</sup> PHL	ULK	Any Q C	C <sub>L</sub> = 50 pF		5.5	9.2	<b>Q</b> 1	10.5	1	10.5	115
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	15.2	pF



### SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS425E – JUNE 1998 – REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated