捷多邦,专业PCB**SN54AH②T5774急SN**74AHCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS245J - OCTOBER 1995 - REVISED JANUARY 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description


The 'AHCT574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

SN54AHCT574 . . . J OR W PACKAGE SN74AHCT574 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT574 ... FK PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT574 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT574 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCLS245J - OCTOBER 1995 - REVISED JANUARY 2000

FUNCTION TABLE (each flip-flop)


	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	X	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

SN54AHCT574, SN74AHCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS245J - OCTOBER 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2)		
5 ,,,,	DGV package	
	DW package	
	N package	69°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHCT574		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	Vcc	0	VCC	V
IOH	High-level output current		-8		-8	mA
l _{OL}	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54AHCT574, SN74AHCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS245J - OCTOBER 1995 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			SN54AHCT574		SN74AHCT574		UNIT	
	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VOH	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V	
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8			
\/o.	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V	
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V	
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
ΔICC [†]	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA	
C _i	V _I = V _{CC} or GND	5 V		3	10				10	pF	
Co	$V_O = V_{CC}$ or GND	5 V		3						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AHCT574		SN74AHCT574		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	5		5.5		5.5		ns
t _{su}	Setup time, data before CLK↑	3		3.5		3.5		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T _A = 25°C		SN54AHCT574		SN74AHCT574		UNIT		
PARAMETER	(INPUT) (OUTP	(OUTPUT)	PUT) CAPACITANCE		TYP	MAX	MIN	MAX	MIN	MAX	UNII	
f			C _L = 15 pF	130**	180**		110**		110		MHz	
fmax			C _L = 50 pF	85	115		75		75		IVII IZ	
^t PLH	CLK	Q	C: - 15 pF		5.5**	8.6**	1**	10**	1	10	ns	
t _{PHL}	CLK	Q	C _L = 15 pF		5.5**	8.6**	1**	10**	1	10	115	
^t PZH	ŌĒ	Q	C: - 15 pF		5**	9**	1**	10.5**	1	10.5	ns	
tPZL		Q	C _L = 15 pF		5**	9**	1**	10.5**	1	10.5	115	
t _{PHZ}	ŌĒ	Q	C _I = 15 pF		5.5**	9**	1**	10.5**	1	10.5	ns	
tPLZ		Q	CL = 15 pr		5.5**	9**	1**	10.5**	1	10.5	115	
t _{PLH}	CLK	CLK	Q	C ₁ = 50 pF		7	10.6	1	12	1	12	ns
t _{PHL}	CLK	Q	CL = 30 pr		7	10.6	1	12	1	12	115	
^t PZH	ŌĒ	Q	C _I = 50 pF		6	11	1	12.5	1	12.5	ns	
t _{PZL}		Q	CL = 50 pr		6	11	1	12.5	1	12.5	115	
^t PHZ	ŌĒ	Q	C: = 50 pE		7	10.1	1	11.5	1	11.5	ns	
t _{PLZ}			C _L = 50 pF		7	10.1	1	11.5	1	11.5	115	
^t sk(o)			C _L = 50 pF			1***				1	ns	

^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

^{***} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

SN54AHCT574, SN74AHCT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS245J - OCTOBER 1995 - REVISED JANUARY 2000

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	28	pF

PARAMETER MEASUREMENT INFORMATION o Vcc O Open $R_L = 1 k\Omega$ **TEST** S1 From Output Test **From Output** GND **Under Test Point Under Test** tPLH/tPHL Open C_L tPLZ/tPZL **VCC** (see Note A) (see Note A) **GND** tPHZ/tPZH **Open Drain** VCC LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS Timing Input** 0 V 3 V 1.5 V Input **Data Input VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** Output 1.5 V 1.5 V 1.5 V Input Control . 0 V - 0 V **←**tpLZ Output $\approx^{V}CC$ ۷он Waveform 1 In-Phase 50% V_{CC} 50% V_CC V_{OL} + 0.3 V V_{OL} S1 at V_CC Output · VOL (see Note B) tPHL : ^tPLH tPZH : **tPHZ** Output V_{OH} – 0.3 V Vон Waveform 2 **Out-of-Phase** 50% V_{CC} 50% V_{CC} 50% V_CC S1 at GND Output (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS** LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z $_{O}$ = 50 Ω , t_{f} \leq 3 ns, t_{f} \leq 3 ns.
- $\label{eq:defD} \textbf{D.} \quad \text{The outputs are measured one at a time with one input transition per measurement.}$

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated