### 查询SN74ALVCH162374供应商

### 捷多邦,专业PCB打样工厂,24小SMJ和445VCH162374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES092C - JANUARY 1997 - REVISED JUNE 1999

DGG OR DL PACKAGE

(TOP VIEW)

10E

1Q1

1Q2 3

GND 4

1Q3 5

1Q4 6

V<sub>CC</sub> L<sub>7</sub>

1Q5 🛛 8

1Q6 9

GND 110

1Q7 111

1Q8 12

2Q1 13

2Q2 14

GND 15

2Q3 16

2Q4 17

V<sub>CC</sub> [] 18

2Q5 19

2Q6 20

GND 21

2Q7 222

2Q8 23

20E 24

48 1CLK

47 1D1

46 1D2

45 GND

44 🛛 1D3

43 D1D4

42 V<sub>CC</sub>

41 🛛 1D5

40 1D6

39 GND

38 0 1D7

37 D 1D8

36 2D1

35 2D2

34 GND

33 2D3

32 2D4

31 V<sub>CC</sub>

30 2D5

29 2D6

28 GND

27 2D7

26 2D8

25 2CLK

Member of the Texas Instruments Widebus<sup>™</sup> Family

- **EPIC**<sup>™</sup> (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **Output Ports Have Equivalent 26-** $\Omega$  Series **Resistors, So No External Resistors Are** Required
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR. DZSC.COM

### description

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

The output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low
logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines
without need for interface or pullup components. OE does not affect internal operations of the flip-flop. Old data
can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent  $26 \cdot \Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162374 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

and Widebus are trademarks of Texas Instruments Incorporated.



# SN74ALVCH162374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES092C – JANUARY 1997 – REVISED JUNE 1999

### FUNCTION TABLE


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	Q <sub>0</sub>
н	Х	Х	Z

logic symbol<sup>†</sup>

10E 1CLK 20E 2CLK	1 N 48 24 N 25 47	1EN C1 2EN C2		2	
1D1	46	1D	1 ⊽	3	1Q1
1D2	44			5	1Q2
1D3	43			6	1Q3
1D4	41			8	1Q4
1D5	40	-		9	1Q5
1D6	38	ļ		11	1Q6
1D7	37	-		12	1Q7
1D8	36			13	1Q8
2D1	35	2D	2 ▽	14	2Q1
2D2	33	-		16	2Q2
2D3	32	-		17	2Q3
2D4	30	-		19	2Q4
2D5	29			20	2Q5
2D6	27	ļ		22	2Q6
2D7	26	ļ		23	2Q7
2D8					2Q8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





SCES092C - JANUARY 1997 - REVISED JUNE 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{l} \text{Supply voltage range, V}_{CC} \\ \text{Input voltage range, V}_{I} (see Note 1) \\ \text{Output voltage range, V}_{O} (see Notes 1 and 2) \\ \text{Input clamp current, I}_{IK} (V_{I} < 0) \\ \text{Output clamp current, I}_{OK} (V_{O} < 0) \\ \text{Continuous output current, I}_{O} \\ \text{Continuous current through each V}_{CC} \text{ or GND} \\ \text{Package thermal impedance, } \theta_{JA} (see Note 3): DGG package \\ \\ \text{DL package } \end{array}$	$\begin{array}{c} -0.5 \ \text{V to } 4.6 \ \text{V} \\0.5 \ \text{V to } \ \text{V}_{\text{CC}} + 0.5 \ \text{V} \\50 \ \text{mA} \\50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ -\pm 100 \ \text{mA} \\89^{\circ} \text{C/W} \end{array}$
DL package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 4.6 V maximum.

- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-2		
la.	Link lovel output ourrest	$V_{CC} = 2.3 V$		-6	mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-8	mA	
		$V_{CC} = 3 V$		-12		
		V <sub>CC</sub> = 1.65 V		2		
le.		$V_{CC} = 2.3 V$		6		
IOL	Low-level output current	$V_{CC} = 2.7 V$	8		mA	
		$V_{CC} = 3 V$		12		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
Тд	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74ALVCH162374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES092C – JANUARY 1997 – REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2		
		I <sub>OH</sub> = -2 mA		1.65 V	1.2			l
V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	2.3 V	1.9			l		
VOH		I <sub>OH</sub> = -6 mA		2.3 V	1.7			V
		IOH = -0 IIIA		3 V	2.4			I
		I <sub>OH</sub> = –8 mA		2.7 V	2			1
		I <sub>OH</sub> = -12 mA		3 V	2			1
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 2 mA		1.65 V			0.45	1
		I <sub>OL</sub> = 4 mA		2.3 V			0.4	1
V <sub>OL</sub>			2.3 V			0.55	V	
	I <sub>OL</sub> = 6 mA	3 V			0.55	l		
	I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA	3 V			0.8		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μA
		V <sub>I</sub> = 0.58 V		1.65 V	25			
		V <sub>I</sub> = 1.07 V		1.65 V	-25			1
		VI = 0.7 V	2.3 V	45				
II(hold)	)	V <sub>I</sub> = 1.7 V		2.3 V	-45			μA
		V <sub>I</sub> = 0.8 V		3 V	75			1
		V <sub>I</sub> = 2 V		3 V	-75			1
		V <sub>I</sub> = 0 to 3.6 V‡		3.6 V			±500	L
IOZ		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA
C.	Control inputs			3.3 V		3		ъĘ
Ci	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V 6			рF	
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		§		150		150		150	MHz
tw	Pulse duration, CLK high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	§		2.1		2.2		1.9		ns
t <sub>h</sub>	Hold time, data after $CLK^\uparrow$	§		0.6		0.5		0.5		ns

§ This information was not available at the time of publication.



# SN74ALVCH162374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCES092C – JANUARY 1997 – REVISED JUNE 1999

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	PARAMETER FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.3	3.3 V 3 V	UNIT
		(001-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
<sup>t</sup> pd	CLK	Q		†	1	5.4		5.4	1	4.6	ns
ten	OE	Q		†	1	6.5		6.4	1	5.2	ns
<sup>t</sup> dis	OE	Q		†	1	5.6		5	1.2	4.5	ns

<sup>†</sup> This information was not available at the time of publication.


## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
			TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C <sub>I</sub> = 0. f = 10 MHz	†	28	31	ъE
Cpd	capacitance	Outputs disabled	$C_{L} = 0$ , $f = 10 \text{ MHz}$	†	10	11	рF

<sup>†</sup> This information was not available at the time of publication.



SCES092C – JANUARY 1997 – REVISED JUNE 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES092C - JANUARY 1997 - REVISED JUNE 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms



SCES092C – JANUARY 1997 – REVISED JUNE 1999



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tp7I and tp7H are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated